ASIC
-
Upload
tung-nguyen -
Category
Documents
-
view
11 -
download
0
description
Transcript of ASIC
![Page 1: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/1.jpg)
12/201212/2012 1
ASIC Design Flow TS. Hoang Trang ThS. Pham Dang Lam
![Page 2: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/2.jpg)
12/201212/2012 2
ASIC Design Subject
Idea
![Page 3: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/3.jpg)
12/201212/2012 3
ASIC Design Subject
Hardware Develop
Idea
![Page 4: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/4.jpg)
12/201212/2012 4
ASIC Design Subject
Hardware Develop
Idea
Third party
![Page 5: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/5.jpg)
12/201212/2012 5
ASIC Design Subject
Hardware Develop
Third party
Idea
![Page 6: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/6.jpg)
12/201212/2012 6
ASIC Design Subject
Layout
Factory
Hardware Develop
Third party
Idea
![Page 7: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/7.jpg)
12/201212/2012 7
ASIC Design Subject
Layout
Physical ChipFactory
Hardware Develop
Third party
Idea
![Page 8: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/8.jpg)
12/201212/2012 8
ASIC Design Subject
Layout
Physical ChipFactory
Hardware Develop
Third party
Idea
![Page 9: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/9.jpg)
12/201212/2012 9
ASIC Design Subject
Design Methodology
Fully Custom Semi Custom
Standard Cells Gate Arrays Programmable Logic
F P G A
P L D
![Page 10: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/10.jpg)
12/201212/2012 10
ASIC Design Subject
Design Methodology
Fully Custom Semi Custom
Standard Cells Gate Arrays Programmable Logic
F P G A
P L D
ASIC Design Flow(Application-specific integrated circuit)
FPGA Design Flow(Field Programmable Gate Array)
![Page 11: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/11.jpg)
12/201212/2012 11
ASIC Design Subject
•Use predesigned, pretested and pre_characterized logic cells from the standards-cell library as building blocks.
•The chip layout is customized
•Advantages: Save design time and money, reduce risk compared to full-custom design
•Disadvantages: Still incurs high none-recurring-engineering (NRE) cost and long manufacture time
•Design a chip from scratch
•Engineer design some or all the logic cells, circuits, and the chip layout specifically for a full-custom IC
•Advantages: Complete flexibility, high degree of optimization performance ad area
•Disadvantages: Large amount of design effort, expensive
Full Custom Standard Cell Base
•Parts of the chip are pre-fabricated, and other parts are custom fabricated for particular customer’s circuit.
•Idential base cells are pre-fabricated in the form of a 2-D array on a gate-array (this partially finished chip is called gate-array template).
•This wires between the transistors inside the cells and between the cells are custom fabricated for each customer
•Custom mask are made for the wiring only
Gate Array
•A PLD is a general-purpose chip for implementing logic circuitry.
•Transistors and wires are already prefebricated on a PLD
•Logic cells and interconnect can be programmed by end-user to implement specific circuitry
•No need to create custom masks for each customer
PLD
![Page 12: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/12.jpg)
12/201212/2012 12
ASIC Design Subject
Design
Manufacturing
Packaging/Test
Fabrication/Test
Mask Production
ASIC Design Flow
Hardware Development Activities
Shipping
Back end Process
Front end Process(Wafer Process)
Back end Design
Front end Design
GDS
![Page 13: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/13.jpg)
12/201212/2012 13
ASIC Design Subject
Product
Hardware
Software
Middleware
Device driver
Compiler, OS
Board, Hardware Flatform
SemiconductorDevice
Discrete Device
IntegratedDevice
LedBJTDiodeFET
DigitalAnalogMix Signal
Develop & Evaluate Design Kit
![Page 14: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/14.jpg)
12/201212/2012 14
ASIC Design Subject
Product
Hardware
Software
Middleware
Device driver
Compiler, OS
Board, Hardware Flatform
SemiconductorDevice
Discrete Device
IntegratedDevice
LedBJTDiodeFET
DigitalAnalogMix Signal
Develop & Evaluate Design Kit
![Page 15: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/15.jpg)
12/201212/2012 15
ASIC Design Flow
Cell Base & Custom Design Flow Concepts
Custom Design Flow
Cell Base Design Flow
ASIC vs. FPGA Design Flow
![Page 16: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/16.jpg)
12/201212/2012 16
ASIC Design Flow
Cell Base & Custom Design Flow Concepts
Custom Design Flow
Cell Base Design Flow
ASIC vs. FPGA Design Flow
![Page 17: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/17.jpg)
12/201212/2012 17
ASIC Design Products
Products for Cell Base Design Flow
Products for Custom Design Flow
Cell Base & Custom Design Flow Concepts
![Page 18: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/18.jpg)
12/201212/2012 18
ASIC Design Products
Products for Cell Base Design Flow
Products for Custom Design Flow
MCU: I2C, DMAC, SBI, SCI, PCI, UART, TIMER, CAN, etc.DSP: Digital Filter, router, etc.
Analog Device: ADC, PLL, Amplier, etc.Memory: ROM, RAM, etcMisSignal: RFID, etc
Cell Base & Custom Design Flow Concepts
![Page 19: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/19.jpg)
12/201212/2012
Custom Design Flow
19
Cell Base & Custom Design Flow Concepts
![Page 20: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/20.jpg)
12/201212/2012
Custom Design Flow
20
Cell Base & Custom Design Flow Concepts
![Page 21: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/21.jpg)
12/201212/2012
Custom Design Flow
21
CMOS Level
Cell Base & Custom Design Flow Concepts
![Page 22: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/22.jpg)
12/201212/2012
Custom Design Flow
22
Symbol Level
CMOS Level
Cell Base & Custom Design Flow Concepts
![Page 23: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/23.jpg)
12/201212/2012
Custom Design Flow
23
ADC IP
Cell Base & Custom Design Flow Concepts
![Page 24: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/24.jpg)
12/201212/2012
Build Library
from the scratch
Custom Design Flow
24
ADC IP
Cell Base & Custom Design Flow Concepts
![Page 25: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/25.jpg)
12/201212/2012
Cell BaseDesign Flow
y = !(x1 & x2);
y = !(x1 I x2);
25
Cell Base & Custom Design Flow Concepts
![Page 26: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/26.jpg)
12/201212/2012
Cell BaseDesign Flow
y = !(x1 & x2);
y = !(x1 I x2);
26
RTL Level
Cell Base & Custom Design Flow Concepts
![Page 27: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/27.jpg)
12/201212/2012
Cell BaseDesign Flow
y = !(x1 & x2);
y = !(x1 I x2);
matching
matching
27
Cell Base & Custom Design Flow Concepts
![Page 28: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/28.jpg)
12/201212/2012
Cell BaseDesign Flow
y = !(x1 & x2);
y = !(x1 I x2); matching
28
UART IPmatching
Cell Base & Custom Design Flow Concepts
![Page 29: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/29.jpg)
12/201212/2012
Ready Library
Cell BaseDesign Flow
y = !(x1 & x2);
y = !(x1 I x2);
matching
matching
29
UART IP
Cell Base & Custom Design Flow Concepts
![Page 30: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/30.jpg)
12/201212/2012
•Use predesigned, pretested and pre_characterized logic cells from the standards-cell library as building blocks.
•The chip layout is customized
•Advantages: Save design time and money, reduce risk compared to full-custom design
•Disadvantages: Still incurs high none-recurring-engineering (NRE) cost and long manufacture time
30
ASIC Design Flows
Cell Base Design Flow Custom Design Flow
•Design a chip from scratch
•Engineer design some or all the logic cells, circuits, and the chip layout specifically for a full-custom IC
•Advantages: Complete flexibility, high degree of optimization performance ad area
•Disadvantages: Large amount of design effort, expensive
Cell Base & Custom Design Flow Concepts
![Page 31: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/31.jpg)
12/201212/2012 31
comparision Cell Base Design Custom Design
Integration Density
X
Speech X
Chip Scale X
Support Tools X
Time to market X
Risk reduction X
http://www.ami.ac.uk/courses/ami4407_dicdes/u03/#3.2http://www.eng.uwo.ca/people/wwang/ece616a/616_extra/notes_web/1_dintro.pdfhttp://www.ece.ucdavis.edu/~bbaas/116/notes/Handout.std.cell.design.pdf
Cell Base & Custom Design Flow Concepts
![Page 32: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/32.jpg)
12/201212/2012 32
ASIC Design Flow
Cell Base & Custom Design Flow Concepts
Custom Design Flow
Cell Base Design Flow
ASIC vs. FPGA Design Flow
![Page 33: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/33.jpg)
12/201212/2012
Custom Design Flow
33
Design flow Support Tools Output
![Page 34: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/34.jpg)
12/201212/2012 34
Specifications
Design flow Support Tools Output
<file>.docx/xls/ppt
Custom Design Flow
![Page 35: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/35.jpg)
12/201212/2012 35
Specifications
Schematic
Design flow Support Tools
Composer
Output
<file>.docx/xls/ppt
Custom Design Flow
![Page 36: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/36.jpg)
12/201212/2012 36
Specifications
Schematic
Netlist extractionNG
Design flow Support Tools
Composer
Composer
Output
<file>.docx/xls/ppt
<file>.cdl, <file>.net
Custom Design Flow
![Page 37: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/37.jpg)
12/201212/2012 37
Specifications
Schematic
Pre_Layout Verification
Netlist extractionNG
Design flow Support Tools
Composer
Composer
HSpice
Output
<file>.docx/xls/ppt
<file>.cdl, <file>.net
<file>.wf, <file>.tr
Custom Design Flow
![Page 38: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/38.jpg)
12/201212/2012 38
Specifications
Schematic
Pre_Layout Verification
Layout
Netlist extractionNG
Design flow Support Tools
Composer
Composer
HSpice
Virtuoso
Output
<file>.docx/xls/ppt
<file>.cdl, <file>.net
<file>.wf, <file>.tr
<file>.gds
Custom Design Flow
![Page 39: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/39.jpg)
12/201212/2012 39
Specifications
Schematic
Pre_Layout Verification
Layout
Layout Verification
Netlist extractionNG
Design flow Support Tools
Composer
Composer
HSpice
Virtuoso
Calibre
Output
<file>.docx/xls/ppt
<file>.cdl, <file>.net
<file>.wf, <file>.tr
<file>.gds
<file>.db (DRC) <file>.svdb(LVS)
NG
DRC: Design Rule CheckLVS: Layout Versus Schematic
Custom Design Flow
![Page 40: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/40.jpg)
12/201212/2012 40
Specifications
Schematic
Pre_Layout Verification
Layout
Layout Verification
RC_extraction
Pos_LayoutVerification
Netlist extractionNG
Design flow Support Tools
Composer
Composer
HSpice
Virtuoso
Calibre
Output
<file>.docx/xls/ppt
<file>.cdl, <file>.net
<file>.wf, <file>.tr
<file>.gds
<file>.db (DRC) <file>.svdb(LVS)
NG
DRC: Design Rule CheckLVS: Layout Versus Schematic
Spectre SimulatorPritime
Report file<file>.lib/.db
Custom Design Flow
![Page 41: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/41.jpg)
12/201212/2012 41
ASIC Design Flow
Cell Base & Custom Design Flow Concepts
Custom Design Flow
Cell Base Design Flow
ASIC vs. FPGA Design Flow
![Page 42: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/42.jpg)
12/201212/2012 42
Design flowSupport Tools (Languages)
Output
Cell Base Design Flow
![Page 43: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/43.jpg)
12/201212/2012 43
Specifications
Design flowSupport Tools (Languages)
Output
<file>.docx/xls/ppt
Cell Base Design Flow
![Page 44: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/44.jpg)
12/201212/2012 44
Specifications
Design flowSupport Tools (Languages)
Output
<file>.docx/xls/ppt
Cell Base Design Flow
![Page 45: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/45.jpg)
12/201212/2012 45
Specifications
Design flowSupport Tools (Languages)
Output
<file>.docx/xls/ppt
Cell Base Design Flow
![Page 46: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/46.jpg)
12/201212/2012 46
Specifications
System Level Design
Design flowSupport Tools (Languages)
Output
<file>.docx/xls/ppt
Flatform / ModelG++ (C++ with
Sysem C class)
Cell Base Design Flow
![Page 47: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/47.jpg)
12/201212/2012 47
Specifications
System Level Design
RTL Design
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
Output
<file>.docx/xls/ppt
<file>.v
Flatform / ModelG++ (C++ with
Sysem C class)
Cell Base Design Flow
![Page 48: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/48.jpg)
12/201212/2012 48
Specifications
System Level Design
RTL Verification
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
VCS/ModelSim, etc(Verilog/ VHDL)
Flatform / ModelG++ (C++ with
Sysem C class)
Cell Base Design Flow
![Page 49: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/49.jpg)
12/201212/2012 49
Specifications
System Level Design
RTL Verification
Synthesis
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
VCS/ModelSim, etc(Verilog/ VHDL)
Flatform / ModelG++ (C++ with
Sysem C class)
NG
Cell Base Design Flow
![Page 50: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/50.jpg)
12/201212/2012 50
Specifications
System Level Design
RTL Verification
Synthesis
Netlist Verification
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Formality
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
Report file
NG
VCS/ModelSim, etc(Verilog/ VHDL)
Flatform / ModelG++ (C++ with
Sysem C class)
NG
Cell Base Design Flow
![Page 51: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/51.jpg)
12/201212/2012 51
Specifications
System Level Design
RTL Verification
Synthesis
Netlist Verification
DFT
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Formality
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
Report file
NG
VCS/ModelSim, etc(Verilog/ VHDL)
FastScan/Tmax/… Report file, Netlist
Flatform / ModelG++ (C++ with
Sysem C class)
NG
Cell Base Design Flow
![Page 52: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/52.jpg)
12/201212/2012 52
Specifications
System Level Design
RTL Verification
Synthesis
Netlist Verification
DFT
STA
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Formality
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
Report file
NG
Prime Time Report file, Netlist
VCS/ModelSim, etc(Verilog/ VHDL)
FastScan/Tmax/… Report file, Netlist
Flatform / ModelG++ (C++ with
Sysem C class)
NG
Cell Base Design Flow
![Page 53: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/53.jpg)
12/201212/2012 53
Specifications
System Level Design
RTL Verification
Synthesis
Netlist Verification
DFT
STA
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Formality
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
Report file
NG
Prime Time Report file, Netlist
VCS/ModelSim, etc(Verilog/ VHDL)
ICC compiler <file>.gdsPlace&Route
FastScan/Tmax/… Report file, Netlist
Flatform / ModelG++ (C++ with
Sysem C class)
NG
Cell Base Design Flow
![Page 54: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/54.jpg)
12/201212/2012 54
Specifications
System Level Design
RTL Verification
Synthesis
Netlist Verification
DFT
STA
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Formality
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
Report file
NG
Prime Time Report file, Netlist
VCS/ModelSim, etc(Verilog/ VHDL)
ICC compiler <file>.gdsPlace&Route
FastScan/Tmax/… Report file, Netlist
Flatform / ModelG++ (C++ with
Sysem C class)
NG
FrontEnd
BackEnd
Cell Base Design Flow
![Page 55: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/55.jpg)
12/201212/2012 55
Specifications
Design flowSupport Tools (Languages)
Output
<file>.docx/xls/ppt
Design the one bit adder: + Three inputs (A, B, Cin) + Two output (S, Cout)
Cell Base Design Flow
![Page 56: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/56.jpg)
12/201212/2012
Specifications
System Level Design
Design flowSupport Tools (Languages)
Output
<file>.docx/xls/ppt
Flatform / ModelsG++ (C++ with
Sysem C class)
C++Methods in
SystemC class
Flatform/Model concepts
TLM class
Cell Base Design Flow
56
![Page 57: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/57.jpg)
12/201212/2012 57
Specifications
System Level Design
RTL Design
Design flow
Design vs. ModelCoding style
Verilog/VHDL language
VI, NotePath++ (Verilog/VHDL) <file>.v
Support Tools (Languages)
Output
<file>.docx/xls/ppt
Cell Base Design Flow
![Page 58: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/58.jpg)
12/201212/2012 58
Specifications
System Level Design
RTL Verification
RTL Design
Design flow
Report file, wave form
VCS/ModelSim, etc(Verilog/ VHDL)
Verification Environment
Check list
VI, NotePath++ (Verilog/VHDL) <file>.v
Support Tools (Languages)
Output
<file>.docx/xls/ppt
VCS tool
Cell Base Design Flow
![Page 59: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/59.jpg)
12/201212/2012 59
Specifications
System Level Design
RTL Verification
Synthesis
RTL Design
Design flow
NG VI, NotePath++ (Verilog/VHDL)
DC compiler
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
VCS/ModelSim, etc(Verilog/ VHDL)
NG
Report analysis
Tool commands
Timing analysis
Support Tools (Languages)
Output
<file>.docx/xls/ppt
Cell Base Design Flow
![Page 60: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/60.jpg)
12/201212/2012 60
Specifications
System Level Design
RTL Verification
Synthesis
Netlist Verification
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Formality
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
Report file
NG
VCS/ModelSim, etc(Verilog/ VHDL)
Flatform / ModelG++ (C++ with
Sysem C class)
NG
Report analysis
Tool commands
Cell Base Design Flow
![Page 61: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/61.jpg)
12/201212/2012 61
Specifications
System Level Design
RTL Verification
Synthesis
Netlist Verification
DFT
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Formality
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
Report file
NG
VCS/ModelSim, etc(Verilog/ VHDL)
FastScan/Tmax/… Report file, Netlist
Flatform / ModelG++ (C++ with
Sysem C class)
NG
LBISTMBIST
Cell Base Design Flow
![Page 62: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/62.jpg)
12/201212/2012 62
Specifications
System Level Design
RTL Verification
Synthesis
Netlist Verification
DFT
STA
RTL DesignNG
Design flowSupport Tools (Languages)
VI, NotePath++ (Verilog/VHDL)
DC compiler
Formality
Output
<file>.docx/xls/ppt
<file>.v
Report file, wave form
<file>.v (netlist), <file>.sdf,Reports
Report file
NG
Prime Time Report file, Netlist
VCS/ModelSim, etc(Verilog/ VHDL)
FastScan/Tmax/… Report file, Netlist
Flatform / ModelG++ (C++ with
Sysem C class)
NG
Report analysis
Tool commands
Timing analysis
Cell Base Design Flow
![Page 63: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/63.jpg)
12/201212/2012
Cell Base Design Flow
63
DFT
STA
Design flowSupport Tools (Languages)
Output
Prime Time Report file, Netlist
ICC compiler <file>.gdsPlace&Route
FastScan/Tmax/… Report file, Netlist
Tool Commands
Library UsingTiming/Area…
analysis
![Page 64: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/64.jpg)
12/201212/2012 64
ASIC Design Flow
Cell Base & Custom Design Flow Concepts
Custom Design Flow
Cell Base Design Flow
ASIC vs. FPGA Design Flow
![Page 65: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/65.jpg)
12/201212/2012
ASIC vs. FPGA Design Flow
65
![Page 66: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/66.jpg)
12/201212/2012
ASIC vs. FPGA Design Flow
66
ASIC FPGA
1986: Synopsys1987: TSMC1988: Cadence
1983: Altera1984: Xilinx
![Page 67: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/67.jpg)
12/201212/2012
Appendix
67
ASSP : Application Specific Standard Product (DSP, Mircro Processor)ASCP: Application Specific Custom ProductGDS: Graphic Data System
![Page 68: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/68.jpg)
12/201212/2012
Appendix
68
Language Design Level
Simulation
Synthesizeable
Explicit Hardware Resource
Elapsed Time
Sequence
C++ Transaction Yes No No No Yes
SystemC Transaction Yes Yes* No Yes Yes
VHDL RTL Yes Yes* Yes* Yes Yes
Verilog RTL Yes Yes* Yes* Yes Yes
Verilog/VHDL Netlist
Gate Yes Yes Yes Yes Yes
Yes*: Base on the constraints to be able or not
![Page 69: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/69.jpg)
12/201212/2012
Q & AQ & A
69
![Page 70: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/70.jpg)
12/201212/2012
1. “Cell Characterization Concepts” slide - SIVACO company
2. Henrik Eriksson and Per Larsson-Edefors, Tomas Henriksson and Christer Svensson, “Full-Custom vs. Standard-Cell Design Flow - An Adder Case Study”
3. TSMC 65nm CLN65LP HVT Process 1.2-Volt 12-Track AdvantageTM v2.1Standard Cell Library Databook
4. http://www.ami.ac.uk/courses/ami4407_dicdes/u03/
5. http://www.eng.uwo.ca/people/wwang/ece616a/616_extra/notes_web/1_dintro.pdf
6. http://www.ece.ucdavis.edu/~bbaas/116/notes/Handout.std.cell.design.pdf
1. “Cell Characterization Concepts” slide - SIVACO company
2. Henrik Eriksson and Per Larsson-Edefors, Tomas Henriksson and Christer Svensson, “Full-Custom vs. Standard-Cell Design Flow - An Adder Case Study”
3. TSMC 65nm CLN65LP HVT Process 1.2-Volt 12-Track AdvantageTM v2.1Standard Cell Library Databook
4. http://www.ami.ac.uk/courses/ami4407_dicdes/u03/
5. http://www.eng.uwo.ca/people/wwang/ece616a/616_extra/notes_web/1_dintro.pdf
6. http://www.ece.ucdavis.edu/~bbaas/116/notes/Handout.std.cell.design.pdf
70
Reference
![Page 71: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/71.jpg)
12/201212/2012
Q1/ Why “Static Timing Analysis” step is only done after “Place and Route” step in FPGA design flow ?
Q2/ In FPGA and ASIC design flows, which ‘s performances such as area and timing are better?
Q3/ Why is “Time to Market” of FPGA design flow faster ?
Q1/ Why “Static Timing Analysis” step is only done after “Place and Route” step in FPGA design flow ?
Q2/ In FPGA and ASIC design flows, which ‘s performances such as area and timing are better?
Q3/ Why is “Time to Market” of FPGA design flow faster ?
71
Question
![Page 72: ASIC](https://reader031.fdocuments.nl/reader031/viewer/2022013101/55cf98ca550346d03399aed0/html5/thumbnails/72.jpg)
12/201212/2012 72
Question