Report - Belle Belle2 - ExperimentalParticlePhysicsepp.phys.kyushu-u.ac.jp/documents/20110701isamu.pdfPD/Amp FADC I/O Buffer 16ch / Board Sum 0.2µs 2 MHz 18 bit FPGA Collector FPGA I/O 12ch

Please pass captcha verification before submit form