Dell Studio 1555 - Quanta FM9
-
Upload
alexander-asximos -
Category
Documents
-
view
319 -
download
47
description
Transcript of Dell Studio 1555 - Quanta FM9
-
11
2
2
3
3
4
4
5
5
6
6
7
7
8
8
A A
B B
C C
D D
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
Schematic Block Diagram1
1 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
Schematic Block Diagram1
1 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
Schematic Block Diagram1
1 64Thursday, February 26, 2009
VER : 1APWA:PWB:
FM9 XXXX Intel Discrete GFX
ATI M92-XTPCIEx16
PCI EXPRESS GFX
SATA
IHDA
AUDIO/AMP
DC/DC
AC/BATTCONNECTOR
BATTCHARGER
DDR3-SODIMM1
DDR3-SODIMM2 CRT CONN.
Panel ConnectorLVDSRUN POWER SW
VGA
USB2.0 x 3USB conn x 3
SPI PS/2Keyboard
Touchpad
LPC
SATA-HDD& Fall Sensor
SATA
KBCITE8502
SYSTEMRESET CIRCUIT
USERINTERFACE
PCIEx1
USB2.0
USB2.0 EXPRESS/Card Reader CONN.
MINI-CARDWWAN
PCIEx2
CPU VRREGULATOR
+3.3V_ALW/+5V_ALW/+15V_ALW
POWER +1.5V_SUS/+0.75V_DDR_VTT
+1.1V_DDR_VTT
POWER
+3.3V_SUS/+5V_SUS+5V/+3.3V/+1.8V
SATA-ODDLAN RTL8111DL\RJ45\Transformer
MINI-CARDWLAN
AudioJacks x3
HDMI CONN.HDMI
Audio SPK conn
Bluetooth BTB Conn
USB2.0 92HD73C Camera + D-MIC
FLASH2Mbyts
17X8
USB2.0
PCIEx1
DDR3 x 4(512M 64bits)
CLOCKSLG8SP585VTR(QFN-32)
FAN & THERMALSMSC1422
PG 13
PG 14
PG 15
PG 16,17,18,19,21,22PG 20
PG 24
PG 24
PG 25
PG 29
PG 30
PG 32
PG 31
PG 32
PG 33, 34PG 35
PG 35
PG 36
PG 36
PG 37
PG 38
PG 39
PG 39 PG 40
PG 41
PG 28
PG 42
PG 45
PG 47
PG 49 VGA Core PG 50
PG 51
PG 46
PG 52PG 53
PG 40
SATAPI2EQX3211BHEPG 33PG 33
E-SATA Combowith USB CONN
( rPGA 989 )PG 3,4,5,6
Auburndale/ Clarksfield
PCH
DMI X 4FDI
PG 7,8,9,10,11,12
Dual Channel DDR3800/1067/1333 1.5V
+1.05V PG 48
-
11
2
2
3
3
4
4
5
5
6
6
7
7
8
8
A A
B B
C C
D D
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
Index & Power Status
2 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
Index & Power Status
2 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
Index & Power Status
2 64Thursday, February 26, 2009
PAGE DESCRIPTION
21
Table of Contents Power States
POWER PLANE
+5V_MOD
3-67-12
1516-22
232425
TP / KEYBOARD
26
28
+5V_SUS
CONTROLSIGNAL
+3.3V_SUS
+5V_RUN
+3.3V_RUN
+1.8V_RUN
+1.5V_RUN
+RTC_CELL
+VCC_CORE
Front Page
29303132
34
36
+0.75V_DDR_VTT
+LCDVCC
Left PUSB/ESATA
SWITCH / /LED38
CRT CONN
Express/CRard/1394
LCD CONN / HDMI CONN
33
40Azelia CODEC
Schematic Block Diagram
Clarksfield/AuburndalePCH
13-14 DDRIII SO-DIMM(204P)Clock Generator
BLANK PAGE
MINI-Card (WWAN)MINI-Card (WLAN\WPAN)
SATA (HDD & CD_ROM)
FAN / THERMAL
AUDIO CONN
SIO (ITE8512)
41 LAN(RTL8111DL/RJ-45)42434445
1.8V_RUN(RT9018/RT9024)Charger (ISL88731)
M92-S2-XT
46
50 VGA_M92-XT(MAX8792)
3V/5V (TPS51427A)
51
1.5_DDR/0.75(TPS51116)1.05V_PCH(TPS51218)
OZ888GS0L3N
FLASH / RTC
37
System Reset Circuit
47
52
481.1_VTT(TPS51218)
+3.3V_LAN
49
Blank Page
DESCRIPTION ACTIVE INVOLTAGE PAGE
+PWR_SRC
+3.3V_ALW
+5V_ALW2
+1.5V_SUS
+5V_HDD
10V~+19V
+3.0V~+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
+5V
+5V
+5V
+5V
+5V
+1.8V
+1.8V
+0.9V
+1.5V
+1.25V
+0.7V~+1.77V
+3.3V
24,30,45,46,47,48,49,50,51
08,11,29,30
08,29,30,35,36,37,42,44,45,46,47,52,53
37,46,53
41
11,33,34,35,37,51,527,09,10,11,13,14,19,24,26,28,29,37,41,42,44,48,49,50,51,52
03,05,13,14,47,50,52
13,14,47,52
11,18,24,25,35,36,38,39,40,523,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,59
05,11,26,44,52
11,18,19,20,28,31,32,52
17,18,21,22,44,52
05,51
26
36
36
MAIN POWER
RTC
8051 POWER
LARGE POWER
SLP_S3# CTRLD POWER
SLP_S3# CTRLD POWER
LAN POWER
SODIMM POWER
SLP_S5# CTRLD POWER
SLP_S5# CTRLD POWER
SODIMM POWER
SDVO POWER
CALISTOGA/ICH9 POWER
CPU CORE POWER
VGA POWER
HDD Power
Module Power
LCD Power
ALWON
RUN_ON
AUX_ON
SUS_ON
SUS_ON
SUS_ON
RUN_ON
RUN_ON
RUN_ON
RUN_ON
RUN_ON
IMVP_VR_ONLCDVCC_TST_EN& ENVDD
MODC_EN
HDDC_EN
S0~S5
S0~S5
S0~S5
S0~S5
GND_CHG
GND_1.05V
GND_VGA
GND_SIGNAL
AGND_DC/DC
GND
GND PLANE PAGE DESCRIPTION
46
47
50
51
52
ALL
535455565758
Run Power SwitchDCin & BattPAD & SCREWEMI CAPSMBUS BLOCK
Power Block Diagram
18,21,50+VCC_GFX_CORE VGA POWER
+1.05V_PCH CPU/CALISTOGA/ICH8 POWER+1.05V 08,09,11,15,48 1.05V_RUN_ON
+0.9V~+1.2V RUN_ON
BLANK PAGE27
Right USB35
39
V_CORE(ISL62882)
THERMAL MAP
59 XDP
+1.8V_RUN_GFX RUN_ON
+1.1V_VTT 03,05,10,11,49,59+1.1V
+1.1V_GFX_PCIE +1.1V 18,50
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SM_RCOMP_2SM_RCOMP_1SM_RCOMP_0
H_COMP0
H_COMP1
H_COMP2
H_COMP3
TP_SKT0CC#
H_CATERR#
H_PECI_ISO
H_PROCHOT#_D
PM_DRAM_PWRGD
XDP_TMS
XDP_TDO_R
XDP_OBS2XDP_OBS3
XDP_TDI_R
XDP_PREQ#
XDP_OBS7XDP_OBS6
XDP_OBS4XDP_OBS5
H_DBR#_R
XDP_TDO_M
XDP_OBS0
XDP_TDI_M
XDP_OBS1
H_CPURST#
H_PROCHOT#_D
H_CATERR#
H_CPURST#
PCIE_MTX_GRX_N14
PCIE_MTX_GRX_N9
PCIE_MTX_GRX_N15
PCIE_MTX_GRX_N10PCIE_MTX_GRX_N11
PCIE_MTX_GRX_N1PCIE_MTX_GRX_N2
PCIE_MTX_GRX_N12
PCIE_MTX_GRX_N3PCIE_MTX_GRX_N4
PCIE_MTX_GRX_N0
PCIE_MTX_GRX_N5PCIE_MTX_GRX_N6PCIE_MTX_GRX_N7
PCIE_MTX_GRX_N13
PCIE_MTX_GRX_N8
PCIE_MTX_GRX_C_N15
PCIE_MTX_GRX_C_N0
PCIE_MTX_GRX_C_N12
PCIE_MTX_GRX_C_N9
PCIE_MTX_GRX_C_N6
PCIE_MTX_GRX_C_N3
PCIE_MTX_GRX_C_N1
PCIE_MTX_GRX_C_N13
PCIE_MTX_GRX_C_N10
PCIE_MTX_GRX_C_N7
PCIE_MTX_GRX_C_N4
PCIE_MTX_GRX_C_N2
PCIE_MTX_GRX_C_N14
PCIE_MTX_GRX_C_N11
PCIE_MTX_GRX_C_N8
PCIE_MTX_GRX_C_N5
PCIE_MTX_GRX_C_P15
PCIE_MTX_GRX_C_P0
PCIE_MTX_GRX_C_P12
PCIE_MTX_GRX_C_P9
PCIE_MTX_GRX_C_P6
PCIE_MTX_GRX_C_P3
PCIE_MTX_GRX_C_P1
PCIE_MTX_GRX_P9PCIE_MTX_GRX_P10
PCIE_MTX_GRX_P14
PCIE_MTX_GRX_P11PCIE_MTX_GRX_P12PCIE_MTX_GRX_P13
PCIE_MTX_GRX_P0PCIE_MTX_GRX_P1PCIE_MTX_GRX_P2PCIE_MTX_GRX_P3PCIE_MTX_GRX_P4PCIE_MTX_GRX_P5PCIE_MTX_GRX_P6
PCIE_MTX_GRX_P15
PCIE_MTX_GRX_P7PCIE_MTX_GRX_P8
PCIE_MTX_GRX_C_P13
PCIE_MTX_GRX_C_P10
PCIE_MTX_GRX_C_P7
PCIE_MTX_GRX_C_P4
PCIE_MTX_GRX_C_P2
PCIE_MTX_GRX_C_P14
PCIE_MTX_GRX_C_P11
PCIE_MTX_GRX_C_P8
PCIE_MTX_GRX_C_P5
PEG_ICOMPI
H_COMP2
H_COMP0
H_COMP3
H_COMP1
PM_DRAM_PWRGD
XDP_TDO_M
XDP_TDI_M
XDP_TDO_R
XDP_TDI_R
XDP_TRST#
XDP_TDI_RXDP_PREQ#
SM_RCOMP_1
SM_RCOMP_2
SM_RCOMP_0
XDP_OBS0_RXDP_OBS1_RXDP_OBS2_RXDP_OBS3_RXDP_OBS4_RXDP_OBS5_RXDP_OBS6_RXDP_OBS7_R
H_THERM
PCIE_MRX_GTX_N0
PCIE_MRX_GTX_N4PCIE_MRX_GTX_N5
PCIE_MRX_GTX_N7PCIE_MRX_GTX_N6
PCIE_MRX_GTX_N1
PCIE_MRX_GTX_N8
PCIE_MRX_GTX_N13PCIE_MRX_GTX_N12
PCIE_MRX_GTX_N15
PCIE_MRX_GTX_N9
PCIE_MRX_GTX_N11
PCIE_MRX_GTX_N14
PCIE_MRX_GTX_N10
PCIE_MRX_GTX_N2PCIE_MRX_GTX_N3
PCIE_MRX_GTX_P15
PCIE_MRX_GTX_P6PCIE_MRX_GTX_P5
PCIE_MRX_GTX_P1
PCIE_MRX_GTX_P4PCIE_MRX_GTX_P3PCIE_MRX_GTX_P2
PCIE_MRX_GTX_P14PCIE_MRX_GTX_P13PCIE_MRX_GTX_P12PCIE_MRX_GTX_P11PCIE_MRX_GTX_P10PCIE_MRX_GTX_P9
PCIE_MRX_GTX_P0
PCIE_MRX_GTX_P8PCIE_MRX_GTX_P7
PCIE_MTX_GRX_C_N6PCIE_MTX_GRX_C_N5
PCIE_MTX_GRX_C_N15
PCIE_MTX_GRX_C_N1
PCIE_MTX_GRX_C_N4PCIE_MTX_GRX_C_N3PCIE_MTX_GRX_C_N2
PCIE_MTX_GRX_C_N13PCIE_MTX_GRX_C_N14
PCIE_MTX_GRX_C_N12PCIE_MTX_GRX_C_N11PCIE_MTX_GRX_C_N10
PCIE_MTX_GRX_C_N9
PCIE_MTX_GRX_C_N0
PCIE_MTX_GRX_C_N8PCIE_MTX_GRX_C_N7
PCIE_MTX_GRX_C_P15
PCIE_MTX_GRX_C_P6PCIE_MTX_GRX_C_P5
PCIE_MTX_GRX_C_P1
PCIE_MTX_GRX_C_P4PCIE_MTX_GRX_C_P3PCIE_MTX_GRX_C_P2
PCIE_MTX_GRX_C_P14PCIE_MTX_GRX_C_P13PCIE_MTX_GRX_C_P12PCIE_MTX_GRX_C_P11PCIE_MTX_GRX_C_P10
PCIE_MTX_GRX_C_P9
PCIE_MTX_GRX_C_P0
PCIE_MTX_GRX_C_P8PCIE_MTX_GRX_C_P7
XDP_TCLK
XDP_TRST#
XDP_TCLK
XDP_TMS
PM_EXTTS#0 13PM_EXTTS#1 14
DDR3_DRAMRST# 13,14
CLK_PCIE_3GPLL# 9
CLK_CPU_BCLK# 10
H_PECI10
H_THERM10
PM_DRAM_PWRGD7
H_VTTPWRGD42
H_PWRGOOD10,60XDP_DBRESET# 7,60
XDP_TRST# 60
XDP_OBS[0:7] 60
XDP_TMS 60XDP_TCLK 60
XDP_PRDY# 60XDP_PREQ# 60
H_CPURST#60
H_PWRGD_XDP60
PCIE_MTX_GRX_N[0..15] 16 PCIE_MTX_GRX_P[0..15] 16
BCLK_ITP 60BCLK_ITP# 60
XDP_TDO 60
XDP_TDI 60
CLK_CPU_BCLK 10
CLK_PCIE_3GPLL 9
DMI_TXN07DMI_TXN17DMI_TXN27DMI_TXN37
DMI_TXP07DMI_TXP17DMI_TXP27DMI_TXP37
DMI_RXN07DMI_RXN17DMI_RXN27DMI_RXN37
DMI_RXP07DMI_RXP17DMI_RXP27DMI_RXP37
PM_SYNC7
PLTRST#9,16,26,28,29,31,32,41
PM_THRMTRIP# 46
PCIE_MRX_GTX_N[0..15] 16
PCIE_MRX_GTX_P[0..15] 16+1.1V_VTT
+1.1V_VTT
+1.5V_SUS
+1.1V_VTT
+3.3V_RUN
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 1/4
3 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 1/4
3 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 1/4
3 64Thursday, February 26, 2009
AUBURNDALE/CLARKSFIELD PROCESSOR (DMI,PEG,FDI) AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)
Processor Pullups
Processor Compensation Signals
JTAG MAPPING
Scan Chain(Default)
CPU Only
GMCH Only
STUFF -> R780, R783, R786NO STUFF -> R781, R785
STUFF -> R780, R781NO STUFF -> R783, R785, R786
STUFF -> R785, R786NO STUFF -> R780, R781, R783
DDR3 Compensation Signals
Layout Note: Placethese resistorsnear Processor
DPLL_REF_SSCLK and DPLL_REF_SSCLK# can be connected to GND on Auburndale directly if motherboard only supports discrete graphics.
SC(1.0V),P17:H_PROCHOT#Duse: pull to 68 ohmif it isn'tt used: pull to 50 ohm
CRB(V1.0) P11:is it necessery?
DG(v1.0) table 27
DG(V1.0),P79: should be tied to GND (through 1K 5% resistors),if these signals are left floating, there are nofunctional impacts but a small amount of power (~15 mW) maybe wasted.DG(V1.1) P83:FDI_FSYNC[0], FDI_FSYNC[1],FDI_LSYNC[0],FDI_LSYNC[1] can be ganged together with one resistor.
SC(V1.0),P11: Should be shorted at the pinsand then routed to one end of the 49.9- 1% resistor, pulled-down to GND on the board.
DG(V1.0),P17: COMP[0.1] 49.9- 1% pull-down to GNDCOMP[2.3] 20- 1% pull-down to GND
SC(V1.0),P17: SKTOCC#Can be left No Connect or tied to GND
SC(1.0V),P17:H_CATERR#49.9- 1% Pull-Up to the VTT rail (+V1.1S_VTT)
SC(V1.0),P17,35: This signal should be connected to the processor's VCCPWRGOOD_1 and VCCPWRGOOD_0 input to indicate when the processor power is valid.
DG(V1.0),P83: SM_RCOMP[0] 100- 1% pull-down to GNDSM_RCOMP[1] 24.9- 1% pull-down to GNDSM_RCOMP[2] 130- 1% pull-down to GND
CRB(v0.71) P.11
SM_DRAMPWROK:DG(V1.0) P311&SC(V1.0) P18:recommend 4.75-k pull-up to DDR3 Power Rail (VDDQ) of +V1.5U and a 12-k pull-down to ground to convert to processors VTT level.CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination. CRB Implementation is different for the Calpella Platform Design Guide.Customers tofollow the latest Calpella Platform DesignGuide for DRAMPWROK Implementation.
1DBR#:SC(V1.0) P22:Connected to the DBR# pin of the Processor.50- to 5-k pull-up to 3.3VSCRB(V1.0) P11,P71:CRB uses a 1-k pull-up to 3.3VS.On the CRB this signal is ANDed with Master Reset to generate SYS_RESET.
2
TRST# SC(V1.0)P22:should be routed as a single daisy chain to all loads and terminated at the end of the trace.51 5% pull down resistor.CRB()V1.0)P11
VTTPWRGOODSC(V1.0)P18:VTT_1.1 VR power good signal to processor. Signal voltage level is 1.1 V.
SM_DRAMPWROK:(Intell Feedback)Either way works.
DBR#:(Intell feedback)Nothing wrong w/ CRB design. If you want to connect it to PCH directly, make sure pull high to 3.3V (S0) main power.
RSTIN#:DG(V1.11)(Doc.# 414044),P10: Need a voltage divider network to scale down from 3.3V (PCH driven) to 1.05V/1.1V (Clarksfield/Auburndale)
0214
0214
R767 0R767 0R769 0R769 0
R78451R78451
C1189 0.1U10 C1189 0.1U10
C1204 0.1U10 C1204 0.1U10T187T187
R756 0R756 0
C1181 0.1U10 C1181 0.1U10
R79649.9/FR79649.9/F
C1186 0.1U10 C1186 0.1U10
C1197 0.1U10 C1197 0.1U10
C1192 0.1U10 C1192 0.1U10
C1195 0.1U10 C1195 0.1U10
R783
0
R783
0
R77912K/FR77912K/F
R755 0R755 0
C1190 0.1U10 C1190 0.1U10
R789 *51_NCR789 *51_NC
C1179 0.1U10 C1179 0.1U10
R744 750/FR744 750/F
C1203 0.1U10 C1203 0.1U10
C1180 0.1U10 C1180 0.1U10
C1196 0.1U10 C1196 0.1U10
C1184 0.1U10 C1184 0.1U10
Q7MMST3904-7-F
Q7MMST3904-7-F
2
1
3
R754 0R754 0
Q62N7002W-7-FQ62N7002W-7-F2
3
1
R759 0R759 0
C1199 0.1U10 C1199 0.1U10
R786 0R786 0
R742 49.9/FR742 49.9/F
R776 1.5K/FR776 1.5K/F
R766 0R766 0
C1202 0.1U10 C1202 0.1U10
R800130/FR800130/F
R752 10K/FR752 10K/F
R761 0R761 0
C1175 0.1U10 C1175 0.1U10
C1206 0.1U10 C1206 0.1U10
C1201 0.1U10 C1201 0.1U10
C1187 0.1U10 C1187 0.1U10
R7784.75K/FR7784.75K/F
C1200 0.1U10 C1200 0.1U10
C1177 0.1U10 C1177 0.1U10
R79820/FR79820/F
C1191 0.1U10 C1191 0.1U10
R7621KR7621K
R79749.9/FR79749.9/F
R79349.9/FR79349.9/F
C1183 0.1U10 C1183 0.1U10
T188T188
C1176 0.1U10 C1176 0.1U10
R758 0R758 0R760 0R760 0
R1065*12.4K/F_NC
R1065*12.4K/F_NC
P
C
I
E
X
P
R
E
S
S
-
-
G
R
A
P
H
I
C
S
DMI
Int
el(R)
FDI
U3031A
Clarksfield/Auburndale
P
C
I
E
X
P
R
E
S
S
-
-
G
R
A
P
H
I
C
S
DMI
Int
el(R)
FDI
U3031A
Clarksfield/Auburndale
DMI_RX#[0]A24DMI_RX#[1]C23DMI_RX#[2]B22DMI_RX#[3]A21
DMI_RX[0]B24DMI_RX[1]D23DMI_RX[2]B23DMI_RX[3]A22
DMI_TX#[0]D24DMI_TX#[1]G24DMI_TX#[2]F23DMI_TX#[3]H23
DMI_TX[0]D25DMI_TX[1]F24
DMI_TX[3]G23DMI_TX[2]E23
FDI_TX#[0]E22FDI_TX#[1]D21FDI_TX#[2]D19FDI_TX#[3]D18FDI_TX#[4]G21FDI_TX#[5]E19FDI_TX#[6]F21FDI_TX#[7]G18
FDI_TX[0]D22FDI_TX[1]C21FDI_TX[2]D20FDI_TX[3]C18FDI_TX[4]G22FDI_TX[5]E20FDI_TX[6]F20FDI_TX[7]G19
FDI_FSYNC[0]F17FDI_FSYNC[1]E17
FDI_INTC17
FDI_LSYNC[0]F18FDI_LSYNC[1]D17
PEG_ICOMPI B26PEG_ICOMPO A26
PEG_RBIAS A25PEG_RCOMPO B27
PEG_RX#[0] K35PEG_RX#[1] J34PEG_RX#[2] J33PEG_RX#[3] G35PEG_RX#[4] G32PEG_RX#[5] F34PEG_RX#[6] F31PEG_RX#[7] D35PEG_RX#[8] E33PEG_RX#[9] C33
PEG_RX#[10] D32PEG_RX#[11] B32PEG_RX#[12] C31PEG_RX#[13] B28PEG_RX#[14] B30PEG_RX#[15] A31
PEG_RX[0] J35PEG_RX[1] H34PEG_RX[2] H33PEG_RX[3] F35PEG_RX[4] G33PEG_RX[5] E34PEG_RX[6] F32PEG_RX[7] D34PEG_RX[8] F33PEG_RX[9] B33
PEG_RX[10] D31PEG_RX[11] A32PEG_RX[12] C30PEG_RX[13] A28PEG_RX[14] B29PEG_RX[15] A30
PEG_TX#[0] L33PEG_TX#[1] M35PEG_TX#[2] M33PEG_TX#[3] M30PEG_TX#[4] L31PEG_TX#[5] K32PEG_TX#[6] M29PEG_TX#[7] J31PEG_TX#[8] K29PEG_TX#[9] H30
PEG_TX#[10] H29PEG_TX#[11] F29PEG_TX#[12] E28PEG_TX#[13] D29PEG_TX#[14] D27PEG_TX#[15] C26
PEG_TX[0] L34PEG_TX[1] M34PEG_TX[2] M32PEG_TX[3] L30PEG_TX[4] M31PEG_TX[5] K31PEG_TX[6] M28PEG_TX[7] H31PEG_TX[8] K28PEG_TX[9] G30
PEG_TX[10] G29PEG_TX[11] F28PEG_TX[12] E27PEG_TX[13] D28PEG_TX[14] C27PEG_TX[15] C25
R79920/FR79920/F
T182T182
R781 *0_NCR781 *0_NC
R790 *51_NCR790 *51_NC
R79449.9/FR79449.9/F
C240.1U10
C240.1U10
1
2
C1185 0.1U10 C1185 0.1U10
T186T186
R777750/FR777750/F
R764 0R764 0
R787 *51_NCR787 *51_NC
C1178 0.1U10 C1178 0.1U10
C1198 0.1U10 C1198 0.1U10
C1193 0.1U10 C1193 0.1U10
R763 0R763 0
R80124.9/FR80124.9/F
R788 *51_NCR788 *51_NC
C1182 0.1U10 C1182 0.1U10
T168T168
R780 0R780 0
C1205 0.1U10 C1205 0.1U10
R795*68_NCR795*68_NC
R802100/FR802100/F
C1188 0.1U10 C1188 0.1U10
R785 *0_NCR785 *0_NC
C1194 0.1U10 C1194 0.1U10
R751 0R751 0
C
L
O
C
K
S
MISC
THERMAL
PWR MANAG
EMENT
D
D
R
3
M
I
S
C
J
T
A
G
&
B
P
M
U3031B
Clarksfield/Auburndale
C
L
O
C
K
S
MISC
THERMAL
PWR MANAG
EMENT
D
D
R
3
M
I
S
C
J
T
A
G
&
B
P
M
U3031B
Clarksfield/Auburndale
SM_RCOMP[1] AM1SM_RCOMP[2] AN1
SM_DRAMRST# F6
SM_RCOMP[0] AL1
BCLK# B16BCLK A16
BCLK_ITP# AT30BCLK_ITP AR30
PEG_CLK# D16PEG_CLK E16
DPLL_REF_SSCLK# A17DPLL_REF_SSCLK A18
CATERR#AK14
COMP3AT23
PECIAT15
PROCHOT#AN26
THERMTRIP#AK15
RESET_OBS#AP26
VCCPWRGOOD_1AN14
VCCPWRGOOD_0AN27
SM_DRAMPWROKAK13
VTTPWRGOODAM15
RSTIN#AL14
PM_EXT_TS#[0] AN15PM_EXT_TS#[1] AP15
PRDY# AT28PREQ# AP27
TCK AN28TMS AP28
TRST# AT27
TDI AT29TDO AR27
TDI_M AR29TDO_M AP29
DBR# AN25
BPM#[0] AJ22BPM#[1] AK22BPM#[2] AK24BPM#[3] AJ24BPM#[4] AJ25BPM#[5] AH22BPM#[6] AK23BPM#[7] AH23
COMP2AT24
PM_SYNCAL15
TAPPWRGOODAM26
COMP1G16
COMP0AT26
SKTOCC#AH24
R2810MR2810M
R753 10K/FR753 10K/F
T169T169
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
M_A_DQ0M_A_DQ1M_A_DQ2M_A_DQ3M_A_DQ4M_A_DQ5M_A_DQ6M_A_DQ7
M_A_DQ10M_A_DQ11
M_A_DQ13M_A_DQ12
M_A_DQ14M_A_DQ15
M_A_DQ8M_A_DQ9
M_A_DQ18M_A_DQ19
M_A_DQ21M_A_DQ20
M_A_DQ22M_A_DQ23M_A_DQ24
M_A_DQ31M_A_DQ30
M_A_DQ28M_A_DQ29
M_A_DQ27M_A_DQ26M_A_DQ25
M_A_DQ16M_A_DQ17
M_A_DQ34M_A_DQ35
M_A_DQ37M_A_DQ36
M_A_DQ38M_A_DQ39M_A_DQ40
M_A_DQ47M_A_DQ46
M_A_DQ44M_A_DQ45
M_A_DQ43M_A_DQ42M_A_DQ41
M_A_DQ32
M_A_DQ54
M_A_DQ52M_A_DQ53
M_A_DQ51M_A_DQ50
M_A_DQ58M_A_DQ59
M_A_DQ61M_A_DQ60
M_A_DQ62M_A_DQ63
M_A_DQ56M_A_DQ55
M_A_DQ49M_A_DQ48
M_A_DQ57
M_A_DQ33
M_B_DQ0M_B_DQ1M_B_DQ2M_B_DQ3
M_B_DQ6M_B_DQ7
M_B_DQ4M_B_DQ5
M_B_DQ10M_B_DQ11
M_B_DQ13M_B_DQ12
M_B_DQ15M_B_DQ14
M_B_DQ8M_B_DQ9
M_B_DQ18M_B_DQ19
M_B_DQ21M_B_DQ20
M_B_DQ23M_B_DQ22
M_B_DQ16
M_B_DQ25M_B_DQ24
M_B_DQ30M_B_DQ31
M_B_DQ28M_B_DQ29
M_B_DQ27M_B_DQ26
M_B_DQ17
M_B_DQ34M_B_DQ35
M_B_DQ37M_B_DQ36
M_B_DQ39M_B_DQ38
M_B_DQ32
M_B_DQ41M_B_DQ40
M_B_DQ46M_B_DQ47
M_B_DQ44M_B_DQ45
M_B_DQ43M_B_DQ42
M_B_DQ33
M_B_DQ53
M_B_DQ51M_B_DQ50
M_B_DQ63M_B_DQ62
M_B_DQ56M_B_DQ57
M_B_DQ48
M_B_DQ54M_B_DQ55
M_B_DQ52
M_B_DQ49
M_B_DQ58M_B_DQ59
M_B_DQ61M_B_DQ60M_A_A0
M_A_A1M_A_A2M_A_A3
M_A_A5M_A_A6M_A_A7
M_A_A4
M_A_A9M_A_A10M_A_A11
M_A_A8
M_A_A12
M_A_A15M_A_A14M_A_A13
M_A_DQS1M_A_DQS2M_A_DQS3
M_A_DQS0
M_A_DQS4
M_A_DQS6M_A_DQS5
M_A_DQS7
M_A_DQS#1M_A_DQS#0
M_A_DQS#3M_A_DQS#2
M_A_DQS#5M_A_DQS#6
M_A_DQS#4
M_A_DQS#7
M_A_DM1M_A_DM0
M_A_DM3M_A_DM2
M_A_DM5M_A_DM6
M_A_DM4
M_A_DM7
M_B_DM1M_B_DM0
M_B_DM3M_B_DM2
M_B_DM5M_B_DM6
M_B_DM4
M_B_DM7
M_B_DQS#1M_B_DQS#0
M_B_DQS#3M_B_DQS#2
M_B_DQS#5M_B_DQS#6
M_B_DQS#4
M_B_DQS#7
M_B_DQS1M_B_DQS0
M_B_DQS3M_B_DQS2
M_B_DQS5M_B_DQS6
M_B_DQS4
M_B_DQS7
M_B_A1
M_B_A9M_B_A10M_B_A11
M_B_A8
M_B_A12
M_B_A15M_B_A14M_B_A13
M_B_A2M_B_A3
M_B_A0
M_B_A5M_B_A6M_B_A7
M_B_A4
M_B_DQ[63:0]14
M_A_DM[7:0] 13
M_A_A[15:0] 13
M_A_DQS[7:0] 13
M_A_DQS#[7:0] 13
M_A_DQ[63:0]13
M_A_CLK0 13M_A_CLK0# 13M_A_CKE0 13
M_A_CLK1# 13M_A_CKE1 13
M_A_CLK1 13
M_A_CS0# 13
M_A_ODT0 13
M_A_CS1# 13
M_A_ODT1 13M_B_ODT1 14
M_B_CLK0# 14
M_B_CS0# 14
M_B_ODT0 14
M_B_CKE0 14
M_B_CLK0 14
M_B_CS1# 14
M_B_CLK1# 14M_B_CKE1 14
M_B_CLK1 14
M_B_DM[7:0] 14
M_B_A[15:0] 14
M_B_DQS#[7:0] 14
M_B_DQS[7:0] 14
M_A_BS013
M_A_WE#13M_A_RAS#13
M_A_BS113M_A_BS213
M_A_CAS#13
M_B_BS114M_B_BS214
M_B_WE#14M_B_RAS#14M_B_CAS#14
M_B_BS014
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 2/4
4 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 2/4
4 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 2/4
4 64Thursday, February 26, 2009
AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)
Channel A DQ[15,32,48,54], DM[5]Requires minimum 12mils spacing with all other signals, including data signals.
Channel B DQ[16,18,36,42,56,57,60,61,62]Requires minimum 12mils spacing with all other signals, including data signals.
D
D
R
S
Y
S
T
E
M
M
E
M
O
R
Y
-
B
U3031D
Clarksfield/Auburndale
D
D
R
S
Y
S
T
E
M
M
E
M
O
R
Y
-
B
U3031D
Clarksfield/Auburndale
SB_BS[0]AB1SB_BS[1]W5SB_BS[2]R7
SB_CAS#AC5SB_RAS#Y7SB_WE#AC6
SB_CK[0] W8
SB_CK[1] V7
SB_CK#[0] W9
SB_CK#[1] V6
SB_CKE[0] M3
SB_CKE[1] M2
SB_CS#[0] AB8SB_CS#[1] AD6
SB_ODT[0] AC7SB_ODT[1] AD1
SB_DM[0] D4SB_DM[1] E1SB_DM[2] H3SB_DM[3] K1SB_DM[4] AH1SB_DM[5] AL2SB_DM[6] AR4SB_DM[7] AT8
SB_DQS[4] AG2
SB_DQS#[4] AH2
SB_DQS[5] AL5
SB_DQS#[5] AL4
SB_DQS[6] AP5
SB_DQS#[6] AR5
SB_DQS[7] AR7
SB_DQS#[7] AR8
SB_DQS[0] C5
SB_DQS#[0] D5
SB_DQS[1] E3
SB_DQS#[1] F4
SB_DQS[2] H4
SB_DQS#[2] J4
SB_DQS[3] M5
SB_DQS#[3] L4
SB_MA[0] U5SB_MA[1] V2SB_MA[2] T5SB_MA[3] V3SB_MA[4] R1SB_MA[5] T8SB_MA[6] R2SB_MA[7] R6SB_MA[8] R4SB_MA[9] R5
SB_MA[10] AB5SB_MA[11] P3SB_MA[12] R3SB_MA[13] AF7SB_MA[14] P5SB_MA[15] N1
SB_DQ[0]B5SB_DQ[1]A5SB_DQ[2]C3SB_DQ[3]B3SB_DQ[4]E4SB_DQ[5]A6SB_DQ[6]A4SB_DQ[7]C4SB_DQ[8]D1SB_DQ[9]D2SB_DQ[10]F2SB_DQ[11]F1SB_DQ[12]C2SB_DQ[13]F5SB_DQ[14]F3SB_DQ[15]G4SB_DQ[16]H6SB_DQ[17]G2SB_DQ[18]J6SB_DQ[19]J3SB_DQ[20]G1SB_DQ[21]G5SB_DQ[22]J2SB_DQ[23]J1SB_DQ[24]J5SB_DQ[25]K2SB_DQ[26]L3SB_DQ[27]M1SB_DQ[28]K5SB_DQ[29]K4SB_DQ[30]M4SB_DQ[31]N5SB_DQ[32]AF3SB_DQ[33]AG1SB_DQ[34]AJ3SB_DQ[35]AK1SB_DQ[36]AG4SB_DQ[37]AG3SB_DQ[38]AJ4SB_DQ[39]AH4SB_DQ[40]AK3SB_DQ[41]AK4SB_DQ[42]AM6SB_DQ[43]AN2SB_DQ[44]AK5SB_DQ[45]AK2SB_DQ[46]AM4SB_DQ[47]AM3SB_DQ[48]AP3SB_DQ[49]AN5SB_DQ[50]AT4SB_DQ[51]AN6SB_DQ[52]AN4SB_DQ[53]AN3SB_DQ[54]AT5SB_DQ[55]AT6SB_DQ[56]AN7SB_DQ[57]AP6SB_DQ[58]AP8SB_DQ[59]AT9SB_DQ[60]AT7SB_DQ[61]AP9SB_DQ[62]AR10SB_DQ[63]AT10
D
D
R
S
Y
S
T
E
M
M
E
M
O
R
Y
A
U3031C
Clarksfield/Auburndale
D
D
R
S
Y
S
T
E
M
M
E
M
O
R
Y
A
U3031C
Clarksfield/Auburndale
SA_BS[0]AC3SA_BS[1]AB2SA_BS[2]U7
SA_CAS#AE1SA_RAS#AB3SA_WE#AE9
SA_CK[0] AA6
SA_CK[1] Y6
SA_CK#[0] AA7
SA_CK#[1] Y5
SA_CKE[0] P7
SA_CKE[1] P6
SA_CS#[0] AE2SA_CS#[1] AE8
SA_ODT[0] AD8SA_ODT[1] AF9
SA_DM[0] B9SA_DM[1] D7SA_DM[2] H7SA_DM[3] M7SA_DM[4] AG6SA_DM[5] AM7SA_DM[6] AN10SA_DM[7] AN13
SA_DQS[0] C8
SA_DQS#[0] C9
SA_DQS[1] F9
SA_DQS#[1] F8
SA_DQS[2] H9
SA_DQS#[2] J9
SA_DQS[3] M9
SA_DQS#[3] N9
SA_DQS[4] AH8
SA_DQS#[4] AH7
SA_DQS[5] AK10
SA_DQS#[5] AK9
SA_DQS[6] AN11
SA_DQS#[6] AP11
SA_DQS[7] AR13
SA_DQS#[7] AT13
SA_MA[0] Y3SA_MA[1] W1SA_MA[2] AA8SA_MA[3] AA3SA_MA[4] V1SA_MA[5] AA9SA_MA[6] V8SA_MA[7] T1SA_MA[8] Y9SA_MA[9] U6
SA_MA[10] AD4SA_MA[11] T2SA_MA[12] U3SA_MA[13] AG8SA_MA[14] T3SA_MA[15] V9
SA_DQ[0]A10SA_DQ[1]C10SA_DQ[2]C7SA_DQ[3]A7SA_DQ[4]B10SA_DQ[5]D10SA_DQ[6]E10SA_DQ[7]A8SA_DQ[8]D8SA_DQ[9]F10SA_DQ[10]E6SA_DQ[11]F7SA_DQ[12]E9SA_DQ[13]B7SA_DQ[14]E7SA_DQ[15]C6SA_DQ[16]H10SA_DQ[17]G8SA_DQ[18]K7SA_DQ[19]J8SA_DQ[20]G7SA_DQ[21]G10SA_DQ[22]J7SA_DQ[23]J10SA_DQ[24]L7SA_DQ[25]M6SA_DQ[26]M8SA_DQ[27]L9SA_DQ[28]L6SA_DQ[29]K8SA_DQ[30]N8SA_DQ[31]P9SA_DQ[32]AH5SA_DQ[33]AF5SA_DQ[34]AK6SA_DQ[35]AK7SA_DQ[36]AF6SA_DQ[37]AG5SA_DQ[38]AJ7SA_DQ[39]AJ6SA_DQ[40]AJ10SA_DQ[41]AJ9SA_DQ[42]AL10SA_DQ[43]AK12SA_DQ[44]AK8SA_DQ[45]AL7SA_DQ[46]AK11SA_DQ[47]AL8SA_DQ[48]AN8SA_DQ[49]AM10SA_DQ[50]AR11SA_DQ[51]AL11SA_DQ[52]AM9SA_DQ[53]AN9SA_DQ[54]AT11SA_DQ[55]AP12SA_DQ[56]AM12SA_DQ[57]AN12SA_DQ[58]AM13SA_DQ[59]AT14SA_DQ[60]AT12SA_DQ[61]AL13SA_DQ[62]AR14SA_DQ[63]AP14
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VID0
DPRSLPVR
TP_VSS_SENSE_VTT
+VTT_43+VTT_44
VID1VID2VID3VID4VID5VID6
VID6
VID0
DPRSLPVR
VID1
VID3VID4
H_PSI#
VID5
VID2
H_PSI# 51
H_VTTVID1 49
I_MON 51
VCCSENSE 51VSSSENSE 51
DPRSLPVR 51
VID0 51VID1 51VID2 51VID3 51VID4 51VID5 51VID6 51
VTT_SENSE 49
+VCC_CORE
+1.1V_VTT
+1.1V_VTT
+VCC_CORE
+VCC_CORE
+1.1V_VTT
+1.5V_SUS
+1.1V_VTT
+1.1V_VTT
+1.1V_VTT
+1.8V_RUN
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 3/4
5 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 3/4
5 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 3/4
5 64Thursday, February 26, 2009
CPU Core Power
AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)
AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)
VTT_SELECT:High level 1.05V for AuburndaleLow level 1.1V for Clarksfield
VTT0_43,VTT0_44:CRB(V1.0)P13Why add 0ohm?? Is it trace width control??
3
PROC_DPRSLPVR:SC(V1.0)P19:It is important to have the resistor stuffing options in the design for the Turbo functionality. The stuffing and no-stuffing of the resistors will depend on the POC configuration of AUB and CFDCRB(V1.0)P67:uses 1K pull-up and pull-down resistorsCRB default setting is "1"
GFX_VID[0..6],GFX_VR_EN,GFX_DPRSLPVR,GFX_IMON:Could this be left unconnected when not in use?
4
VTT0_43,VTT0_44:(Intel feedback)They are connected to hidden page for intel validation purpose.
GFX_VID[0..6],GFX_VR_EN,GFX_DPRSLPVR,GFX_IMON:(Intel feedback)Yes, see DG rev1.5
VSS_SENSE_VTT:SC(V1.0)P20Connect VSS_SENSE_VTT to GND or can be left floating.Note: CRB has the VSS_SENSE_VTT floating.
Note:For Validating IMVP VR R814 should be STUFFand R827 NO_STUFF
VCC_SENSE & VSS_SENSE:SC(V1.0)P19100- 1% pull-down to GND near processor
C12772.2UC12772.2U
C126710UC126710U
C12201UC12201U
C121210UC121210U
R8111KR8111K
C12751UC12751U
R807100/FR807100/F
C122722UC122722U
R820*1K_NCR820*1K_NC
C121010UC121010U
R822*1K_NCR822*1K_NC
C12761UC12761U
R819100/FR819100/F
R818*1K_NCR818*1K_NC
C122922UC122922U
C123822UC123822U
C12161UC12161U
C120910UC120910U
+ C1508*470U_NC
+ C1508*470U_NC
C125010UC125010U
R814*1K_NCR814*1K_NC
C12784.7UC12784.7U
R8151KR8151K
+ C1507*470U_NC
+ C1507*470U_NC
C124422UC124422U
C12181UC12181U
C123722UC123722U
C127222UC127222U
C121110UC121110U
C127422UC127422U
C124910UC124910U
R816*1K_NCR816*1K_NC
C121722UC121722U
C123522UC123522U
P
O
W
E
R
G
R
A
P
H
I
C
S
V
I
D
s
GRAPHICS
D
D
R
3
-
1
.
5
V
R
A
I
L
S
FDI
PEG & DMI
S
E
N
S
E
L
I
N
E
S
1
.
1
V
1
.
8
V
U3031G
Clarksfield/Auburndale
P
O
W
E
R
G
R
A
P
H
I
C
S
V
I
D
s
GRAPHICS
D
D
R
3
-
1
.
5
V
R
A
I
L
S
FDI
PEG & DMI
S
E
N
S
E
L
I
N
E
S
1
.
1
V
1
.
8
V
U3031G
Clarksfield/Auburndale
GFX_VID[0] AM22GFX_VID[1] AP22GFX_VID[2] AN22GFX_VID[3] AP23GFX_VID[4] AM23GFX_VID[5] AP24GFX_VID[6] AN24
GFX_VR_EN AR25GFX_DPRSLPVR AT25
GFX_IMON AM24
VAXG_SENSE AR22VSSAXG_SENSE AT22
VAXG1AT21VAXG2AT19VAXG3AT18VAXG4AT16VAXG5AR21VAXG6AR19VAXG7AR18VAXG8AR16VAXG9AP21VAXG10AP19VAXG11AP18VAXG12AP16VAXG13AN21VAXG14AN19VAXG15AN18VAXG16AN16VAXG17AM21VAXG18AM19VAXG19AM18VAXG20AM16VAXG21AL21VAXG22AL19VAXG23AL18VAXG24AL16VAXG25AK21VAXG26AK19VAXG27AK18VAXG28AK16VAXG29AJ21VAXG30AJ19VAXG31AJ18VAXG32AJ16VAXG33AH21VAXG34AH19VAXG35AH18VAXG36AH16
VTT1_45J24VTT1_46J23VTT1_47H25
VTT1_48K26VTT1_49J27VTT1_50J26VTT1_51J25VTT1_52H27VTT1_53G28VTT1_54G27VTT1_55G26VTT1_56F26VTT1_57E26VTT1_58E25
VDDQ1 AJ1VDDQ2 AF1VDDQ3 AE7VDDQ4 AE4VDDQ5 AC1VDDQ6 AB7VDDQ7 AB4VDDQ8 Y1VDDQ9 W7
VDDQ10 W4VDDQ11 U1VDDQ12 T7VDDQ13 T4VDDQ14 P1VDDQ15 N7VDDQ16 N4VDDQ17 L1VDDQ18 H1
VTT0_59 P10VTT0_60 N10VTT0_61 L10VTT0_62 K10
VCCPLL1 L26VCCPLL2 L27VCCPLL3 M26
VTT1_63 J22VTT1_64 J20VTT1_65 J18VTT1_66 H21VTT1_67 H20VTT1_68 H19
R8101KR8101K
C124322UC124322U
C122822UC122822U
C12191UC12191U
C120710UC120710U
C127122UC127122UC1269
22UC126922U
C125610UC125610U
+ C1258*330U_NC73432.5
+ C1258*330U_NC73432.5
T196T196
C123422UC123422U
R8281KR8281K
+ C1224330U73432.5
+ C1224330U73432.5
C123122UC123122U
R8261KR8261K
C12211UC12211U
C124710UC124710U
C1214*10U_NCC1214*10U_NC
C127022UC127022U
C125510UC125510U
C126310UC126310U
R8121KR8121K
C123222UC123222U
R8241KR8241K
C124122UC124122U
C124810UC124810U
C120810UC120810U
C127322UC127322U
C125410UC125410U
C126210UC126210U
C123022UC123022U
R821*1K_NCR821*1K_NC
C121310UC121310U
C125310UC125310U
C126510UC126510U
C122622UC122622U
R825*1K_NCR825*1K_NC
C124022UC124022U
R803 *1K/F_NCR803 *1K/F_NC
C125110UC125110U
C126810UC126810U
R827*1K_NCR827*1K_NC
C123922UC123922U
C125210UC125210U
C126610UC126610U
C122322UC122322U
R8171KR8171K
C124222UC124222U
C122222UC122222U
C126110UC126110U
C122522UC122522U
R813*1K_NCR813*1K_NC
C126410UC126410U
C127922UC127922U
C1215*10U_NCC1215*10U_NC
P
O
W
E
R
CPU CORE S
UPPLY
1
.
1
V
R
A
I
L
P
O
W
E
R
S
E
N
S
E
L
I
N
E
S
C
P
U
V
I
D
S
U3031F
Clarksfield/Auburndale
P
O
W
E
R
CPU CORE S
UPPLY
1
.
1
V
R
A
I
L
P
O
W
E
R
S
E
N
S
E
L
I
N
E
S
C
P
U
V
I
D
S
U3031F
Clarksfield/Auburndale
ISENSE AN35
VTT_SENSE B15
PSI# AN33
VID[0] AK35VID[1] AK33VID[2] AK34VID[3] AL35VID[4] AL33VID[5] AM33VID[6] AM35
PROC_DPRSLPVR AM34
VTT_SELECT G15
VCC_SENSE AJ34
VSS_SENSE_VTT A15
VCC1AG35VCC2AG34VCC3AG33VCC4AG32VCC5AG31VCC6AG30VCC7AG29VCC8AG28VCC9AG27VCC10AG26VCC11AF35VCC12AF34VCC13AF33VCC14AF32VCC15AF31VCC16AF30VCC17AF29VCC18AF28VCC19AF27VCC20AF26VCC21AD35VCC22AD34VCC23AD33VCC24AD32VCC25AD31VCC26AD30VCC27AD29VCC28AD28VCC29AD27VCC30AD26VCC31AC35VCC32AC34VCC33AC33VCC34AC32VCC35AC31VCC36AC30VCC37AC29VCC38AC28VCC39AC27VCC40AC26VCC41AA35VCC42AA34VCC43AA33VCC44AA32VCC45AA31VCC46AA30VCC47AA29VCC48AA28VCC49AA27VCC50AA26VCC51Y35VCC52Y34VCC53Y33VCC54Y32VCC55Y31VCC56Y30VCC57Y29VCC58Y28VCC59Y27VCC60Y26VCC61V35VCC62V34VCC63V33VCC64V32VCC65V31VCC66V30VCC67V29VCC68V28VCC69V27VCC70V26VCC71U35VCC72U34VCC73U33VCC74U32VCC75U31VCC76U30VCC77U29VCC78U28VCC79U27VCC80U26VCC81R35VCC82R34VCC83R33VCC84R32VCC85R31VCC86R30VCC87R29VCC88R28VCC89R27VCC90R26VCC91P35VCC92P34VCC93P33VCC94P32VCC95P31VCC96P30VCC97P29VCC98P28VCC99P27VCC100P26
VTT0_33 AF10VTT0_34 AE10VTT0_35 AC10VTT0_36 AB10VTT0_37 Y10VTT0_38 W10VTT0_39 U10VTT0_40 T10VTT0_41 J12VTT0_42 J11
VTT0_1 AH14VTT0_2 AH12VTT0_3 AH11VTT0_4 AH10VTT0_5 J14VTT0_6 J13VTT0_7 H14VTT0_8 H12VTT0_9 G14
VTT0_10 G13VTT0_11 G12VTT0_12 G11VTT0_13 F14VTT0_14 F13VTT0_15 F12VTT0_16 F11VTT0_17 E14VTT0_18 E12VTT0_19 D14VTT0_20 D13VTT0_21 D12VTT0_22 D11VTT0_23 C14VTT0_24 C13VTT0_25 C12VTT0_26 C11VTT0_27 B14VTT0_28 B12VTT0_29 A14VTT0_30 A13VTT0_31 A12VTT0_32 A11
VSS_SENSE AJ35
VTT0_43 J16VTT0_44 J15
R8231KR8231K
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RSVD64_RRSVD65_R
CFG3
CFG0
TP_RSVD18_R
CFG4
TP_RSVD17_R
CFG7
CFG7
CFG0
CFG3
CFG4
+M_VREF_DQ_DIMM0+M_VREF_DQ_DIMM1
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 4/4
6 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 4/4
6 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
AUBURNDA 4/4
6 64Thursday, February 26, 2009
AUBURNDALE/CLARKSFIELD PROCESSOR (GND) AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)
The Clarkfield processor's PCI Express interface maynot meet PCI Express 2.0 jitter specifications. Intelrecommends placing a 3.01K +/- 5% pull down resistor toVSS on CFG[7] pin for both rPGA and BGA components.This pull down resistor should be removed when thisissue is fixed.
Disabled; No Physical Display Portattached to Embedded Diplay Port
Enabled; An external Display portdevice is connected to the EmbeddedDisplay port
CFG4 (Display Port Presence)
CFG3(PCI-Epress Static Lane Reversal)
1 0
Normal Operation Lane Numbers Reversed
Single PEG CFG0 (PCI-Epress Configuration Select) Bifurcation enabled
PCIE LANE is Lane Numbers Reversed
Can be left NC is Intel CRMimplementation; ESD/DGrecommendation to GND
R8390R8390
VSS
U3031H
Clarksfield/Auburndale
VSS
U3031H
Clarksfield/Auburndale
VSS1AT20VSS2AT17VSS3AR31VSS4AR28VSS5AR26VSS6AR24VSS7AR23VSS8AR20VSS9AR17VSS10AR15VSS11AR12VSS12AR9VSS13AR6VSS14AR3VSS15AP20VSS16AP17VSS17AP13VSS18AP10VSS19AP7VSS20AP4VSS21AP2VSS22AN34VSS23AN31VSS24AN23VSS25AN20VSS26AN17VSS27AM29VSS28AM27VSS29AM25VSS30AM20VSS31AM17VSS32AM14VSS33AM11VSS34AM8VSS35AM5VSS36AM2VSS37AL34VSS38AL31VSS39AL23VSS40AL20VSS41AL17VSS42AL12VSS43AL9VSS44AL6VSS45AL3VSS46AK29VSS47AK27VSS48AK25VSS49AK20VSS50AK17VSS51AJ31VSS52AJ23VSS53AJ20VSS54AJ17VSS55AJ14VSS56AJ11VSS57AJ8VSS58AJ5VSS59AJ2VSS60AH35VSS61AH34VSS62AH33VSS63AH32VSS64AH31VSS65AH30VSS66AH29VSS67AH28VSS68AH27VSS69AH26VSS70AH20VSS71AH17VSS72AH13VSS73AH9VSS74AH6VSS75AH3VSS76AG10VSS77AF8VSS78AF4VSS79AF2VSS80AE35
VSS81 AE34VSS82 AE33VSS83 AE32VSS84 AE31VSS85 AE30VSS86 AE29VSS87 AE28VSS88 AE27VSS89 AE26VSS90 AE6VSS91 AD10VSS92 AC8VSS93 AC4VSS94 AC2VSS95 AB35VSS96 AB34VSS97 AB33VSS98 AB32VSS99 AB31
VSS100 AB30VSS101 AB29VSS102 AB28VSS103 AB27VSS104 AB26VSS105 AB6VSS106 AA10VSS107 Y8VSS108 Y4VSS109 Y2VSS110 W35VSS111 W34VSS112 W33VSS113 W32VSS114 W31VSS115 W30VSS116 W29VSS117 W28VSS118 W27VSS119 W26VSS120 W6VSS121 V10VSS122 U8VSS123 U4VSS124 U2VSS125 T35VSS126 T34VSS127 T33VSS128 T32VSS129 T31VSS130 T30VSS131 T29VSS132 T28VSS133 T27VSS134 T26VSS135 T6VSS136 R10VSS137 P8VSS138 P4VSS139 P2VSS140 N35VSS141 N34VSS142 N33VSS143 N32VSS144 N31VSS145 N30VSS146 N29VSS147 N28VSS148 N27VSS149 N26VSS150 N6VSS151 M10VSS152 L35VSS153 L32VSS154 L29VSS155 L8VSS156 L5VSS157 L2VSS158 K34VSS159 K33VSS160 K30
R831 0R831 0
VSS
N
C
T
F
U3031I
Clarksfield/Auburndale
VSS
N
C
T
F
U3031I
Clarksfield/Auburndale
VSS161K27VSS162K9VSS163K6VSS164K3VSS165J32VSS166J30VSS167J21VSS168J19VSS169H35VSS170H32VSS171H28VSS172H26VSS173H24VSS174H22VSS175H18VSS176H15VSS177H13VSS178H11VSS179H8VSS180H5VSS181H2VSS182G34VSS183G31VSS184G20VSS185G9VSS186G6VSS187G3VSS188F30VSS189F27VSS190F25VSS191F22VSS192F19VSS193F16VSS194E35VSS195E32VSS196E29VSS197E24VSS198E21VSS199E18VSS200E13VSS201E11VSS202E8VSS203E5VSS204E2VSS205D33VSS206D30VSS207D26VSS208D9VSS209D6VSS210D3VSS211C34VSS212C32VSS213C29VSS214C28VSS215C24VSS216C22VSS217C20VSS218C19VSS219C16VSS220B31VSS221B25VSS222B21VSS223B18VSS224B17VSS225B13VSS226B11VSS227B8VSS228B6VSS229B4VSS230A29
VSS_NCTF1 AT35VSS_NCTF2 AT1VSS_NCTF3 AR34VSS_NCTF4 B34VSS_NCTF5 B2VSS_NCTF6 B1VSS_NCTF7 A35
VSS231A27VSS232A23VSS233A9
R833 0R833 0R834 0R834 0
R
E
S
E
R
V
E
D
U3031E
Clarksfield/Auburndale
R
E
S
E
R
V
E
D
U3031E
Clarksfield/Auburndale
CFG[0]AM30CFG[1]AM28CFG[2]AP31CFG[3]AL32CFG[4]AL30CFG[5]AM31CFG[6]AN29CFG[7]AM32CFG[8]AK32CFG[9]AK31CFG[10]AK28CFG[11]AJ28CFG[12]AN30CFG[13]AN32CFG[14]AJ32CFG[15]AJ29CFG[16]AJ30CFG[17]AK30
RSVD34 AH25RSVD35 AK26
RSVD38 AJ26
RSVD_NCTF_42 AT3
RSVD39 AJ27
RSVD_NCTF_40 AP1RSVD_NCTF_41 AT2
RSVD_NCTF_43 AR1
RSVD_TP_86H16
RSVD45 AL28RSVD46 AL29RSVD47 AP30RSVD48 AP32RSVD49 AL27RSVD50 AT31RSVD51 AT32RSVD52 AP33RSVD53 AR33
RSVD_NCTF_54 AT33RSVD_NCTF_55 AT34RSVD_NCTF_56 AP35RSVD_NCTF_57 AR35
RSVD58 AR32
RSVD_NCTF_30C35RSVD_NCTF_31B35
RSVD_NCTF_28A34RSVD_NCTF_29A33
RSVD27J28RSVD26J29
RSVD16A19RSVD15B19
RSVD17A20RSVD18B20
RSVD20T9RSVD19U9
RSVD22AB9RSVD21AC9
RSVD_NCTF_23C1RSVD_NCTF_24A3
RSVD_TP_66 AA5RSVD_TP_67 AA4RSVD_TP_68 R8
RSVD_TP_71 AA2RSVD_TP_72 AA1RSVD_TP_73 R9
RSVD_TP_69 AD3
RSVD_TP_74 AG7
RSVD_TP_70 AD2
RSVD_TP_75 AE3
RSVD_TP_76 V4RSVD_TP_77 V5RSVD_TP_78 N2
RSVD_TP_81 W3RSVD_TP_82 W2RSVD_TP_83 N3
RSVD_TP_79 AD5
RSVD_TP_84 AE5
RSVD_TP_80 AD7
RSVD_TP_85 AD9
RSVD36 AL26RSVD_NCTF_37 AR2
RSVD1AP25RSVD2AL25RSVD3AL24RSVD4AL22RSVD5AJ33RSVD6AG9RSVD7M27RSVD8L28SA_DIMM_VREFJ17SB_DIMM_VREFH17RSVD11G25RSVD12G17RSVD13E31RSVD14E30
RSVD32 AJ13RSVD33 AJ12
RSVD_TP_59 E15RSVD_TP_60 F15
KEY A2RSVD62 D15RSVD63 C15RSVD64 AJ15RSVD65 AH15
VSS AP34
R838 *3.01K/F_NCR838 *3.01K/F_NC
R837 3.01K/FR837 3.01K/F
R835 *3.01K/F_NCR835 *3.01K/F_NC
R832 0R832 0
R836 *3.01K/F_NCR836 *3.01K/F_NC
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DMI_ZCOMP
PM_BATLOW#
PM_RI#
CLKRUN#
RSV_LPCPD#
ICH_SUSCLK
SLP_S5#_R
SLP_S3#_R
SLP_M#_R
PM_SLP_LAN#_R
ICH_RSMRST#
ICH_RSMRST#
LAN_RST#
MEPWROK
LAN_RST#
PCIE_WAKE#
SYS_PWROK
PWROK
PM_BATLOW#
CLKRUN#
PM_RI#PCH_PWRGD
SLP_S4#_R
DMI_RXN03DMI_RXN13DMI_RXN23DMI_RXN33
DMI_RXP03DMI_RXP13DMI_RXP23DMI_RXP33
DMI_TXN03DMI_TXN13DMI_TXN23DMI_TXN33
DMI_TXP03DMI_TXP13DMI_TXP23DMI_TXP33
XDP_DBRESET#3,60
PM_DRAM_PWRGD3
SIO_PWRBTN#29
PCIE_WAKE# 28,31,32,41
CLKRUN# 29
SIO_SLP_S3# 29
ICH_RSMRST#29
AC_PRESENT29
SUS_PWR_ACK29
PCH_PWRGD29
PM_SYNC 3
SIO_SLP_S5# 29
SIO_SLP_S4# 13
+3.3V_SUS
+3.3V_RUN
+3.3V_SUS
+1.05V_VCCIO
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 2/6
7 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 2/6
7 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 2/6
7 64Thursday, February 26, 2009
D
i
s
p
l
a
y
p
o
r
t
B
D
i
s
p
l
a
y
p
o
r
t
C
D
i
s
p
l
a
y
p
o
r
t
D
S
D
V
O
IBEX PEAK-M (LVDS,DDI)
IBEX PEAK-M (DMI,FDI,GPIO)
LAN_RST#DG(V1.0) P311If integrated LAN is not used, recommend to connect LAN_RST# to GND via an 8.2-k to 10-k pull-down resistor.EDS(V1.0)P64must be grounded if Intel LAN is disabled.
PM_BATLOW#:EDS(V1.0)P95: 15K~40K (+3.3V_SUS)CRB(V1.0)P25: 8.2K (+3.3V_ALW)
CS(V1.0) P32PWROK and SYS_PWROK should be tied together on the platform.MEPWROK can be connected to PCH_PWROK pin on PCH when Intel AMT is not enabled.
MEPWROKSC(V1.0)P32:It can be connected to PCH_PWROK pin on PCH when Intel AMT is not enabled.
PWROKSC(V1.0)P32:8.2 k to 10 k pull-down resistor to GND.PWROK and SYS_PWROK should be tied together on the platform.
5
PM_BATLOW#:(Intel feedback)15K ~ 40K is a simulation result, the expected value should be 20K internal pull high in PCH.8.2K is external pull high.
DG(V1.0)P185:If the LVDS interface is not implemented, all signals associated with the interface canbe left as No Connects. The supply pins VccTX_LVDS and VCCA_LVD can be connected to ground.DG(V1.1) P83:FDI_FSYNC[0], FDI_FSYNC[1],FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INTsignals on PCH side can be left as no connect without any power or functional impact.
DG(V1.0)P189:If the CRT interface is not implemented, all signals associated with the interface canbe left as No Connects. The pins CRT_IRTN Connect this signals to GND and DAC_IREF Connect to GND via a 1.0 k 0.5% pull-down resistor
R1074 0R1074 0
T223T223
T224T224
D
M
I
F
D
I
S
y
s
t
e
m
P
o
w
e
r
M
a
n
a
g
e
m
e
n
t
U3035C
IbexPeak-M_R1P0
D
M
I
F
D
I
S
y
s
t
e
m
P
o
w
e
r
M
a
n
a
g
e
m
e
n
t
U3035C
IbexPeak-M_R1P0
DMI0RXNBC24DMI1RXNBJ22DMI2RXNAW20DMI3RXNBJ20
DMI0RXPBD24DMI1RXPBG22DMI2RXPBA20DMI3RXPBG20
DMI0TXNBE22DMI1TXNBF21DMI2TXNBD20DMI3TXNBE18
DMI0TXPBD22DMI1TXPBH21DMI2TXPBC20DMI3TXPBD18
DMI_ZCOMPBH25
DMI_IRCOMPBF25
FDI_RXN0 BA18FDI_RXN1 BH17FDI_RXN2 BD16FDI_RXN3 BJ16FDI_RXN4 BA16FDI_RXN5 BE14FDI_RXN6 BA14FDI_RXN7 BC12
FDI_RXP0 BB18FDI_RXP1 BF17FDI_RXP2 BC16FDI_RXP3 BG16FDI_RXP4 AW16FDI_RXP5 BD14FDI_RXP6 BB14FDI_RXP7 BD12
FDI_FSYNC0 BF13
FDI_FSYNC1 BH13
FDI_LSYNC0 BJ12
FDI_LSYNC1 BG14
FDI_INT BJ14
PMSYNCH BJ10
TP23 N2
SLP_M# K8
SLP_S3# P12
SLP_S4# H7
SLP_S5# / GPIO63 E4
SYS_RESET#T6
SYS_PWROKM6
PWRBTN#P5
RI#F14
WAKE# J12
SUS_STAT# / GPIO61 P8
SUSCLK / GPIO62 F3
ACPRESENT / GPIO31P7
LAN_RST#A10
MEPWROKK5
BATLOW# / GPIO72A6
PWROKB17
CLKRUN# / GPIO32 Y1
SUS_PWR_DN_ACK / GPIO30M1
RSMRST#C16
DRAMPWROKD9
SLP_LAN# / GPIO29 F6
T221T221
R842 49.9/FR842 49.9/F
R1075 10K/FR1075 10K/FR859 8.2K/FR859 8.2K/F
R846 0R846 0
R860 1KR860 1K
R1063 0R1063 0
R580 10K/FR580 10K/F
T222T222
R1013 10K/FR1013 10K/F
R861 10K/FR861 10K/F
R858 10K/FR858 10K/F
L
V
D
S
D
i
g
i
t
a
l
D
i
s
p
l
a
y
I
n
t
e
r
f
a
c
e
C
R
T
U3035D
IbexPeak-M_R1P0
L
V
D
S
D
i
g
i
t
a
l
D
i
s
p
l
a
y
I
n
t
e
r
f
a
c
e
C
R
T
U3035D
IbexPeak-M_R1P0
L_BKLTCTLY48
L_BKLTENT48
L_CTRL_CLKAB46L_CTRL_DATAV48
L_DDC_CLKAB48L_DDC_DATAY45
L_VDD_ENT47
LVDSA_CLK#AV53LVDSA_CLKAV51
LVDSA_DATA#0BB47LVDSA_DATA#1BA52LVDSA_DATA#2AY48LVDSA_DATA#3AV47
LVDSA_DATA0BB48LVDSA_DATA1BA50LVDSA_DATA2AY49LVDSA_DATA3AV48
LVDSB_CLK#AP48LVDSB_CLKAP47
LVDSB_DATA#0AY53LVDSB_DATA#1AT49LVDSB_DATA#2AU52LVDSB_DATA#3AT53
LVDSB_DATA0AY51
DDPB_0N BD42
DDPB_1N BJ42
LVD_VREFHAT43LVD_VREFLAT42
DDPD_2N BF37
DDPD_3N BE36
DDPB_2N BB40
DDPB_3N AW38
DDPC_0N BE40
DDPC_1N BF41
DDPC_2N BD38
DDPC_3N BB36
DDPD_0N BJ40
DDPD_1N BJ38
DDPB_0P BC42
DDPB_1P BG42
DDPD_2P BH37
DDPD_3P BD36
DDPB_2P BA40
DDPB_3P BA38
LVDSB_DATA1AT48LVDSB_DATA2AU50LVDSB_DATA3AT51
LVD_IBGAP39LVD_VBGAP41
DDPC_1P BH41DDPC_0P BD40
DDPC_2P BC38
DDPC_3P BA36
DDPD_0P BG40
DDPD_1P BG38
CRT_BLUEAA52
CRT_DDC_CLKV51CRT_DDC_DATAV53
CRT_GREENAB53
CRT_HSYNCY53
CRT_IRTNAB51
CRT_REDAD53
CRT_VSYNCY51
DAC_IREFAD48
SDVO_CTRLCLK T51SDVO_CTRLDATA T53
DDPC_CTRLCLK Y49DDPC_CTRLDATA AB49
DDPD_CTRLCLK U50DDPD_CTRLDATA U52
DDPB_AUXN BG44
DDPC_AUXN BE44
DDPD_AUXN BC46
DDPB_AUXP BJ44
DDPC_AUXP BD44
DDPD_AUXP BD46
DDPB_HPD AU38
DDPC_HPD AV40
DDPD_HPD AT38
SDVO_TVCLKINP BG46SDVO_TVCLKINN BJ46
SDVO_STALLP BG48SDVO_STALLN BJ48
SDVO_INTP BH45SDVO_INTN BF45
R8561KR8561K
T225T225
R1062 0R1062 0
R1073 0R1073 0
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RTC_X1RTC_X2
SPKR
ACZ_SYNC
ACZ_BIT_CLK
ACZ_RST#
ACZ_SDOUT
SPI_SI
SRTC_RST#
SM_INTRUDER#
RTC_RST#
PCH_INVRMEN
SATA_COMP
ACZ_RST#
ACZ_BIT_CLK
ACZ_SYNC
ACZ_SDOUT
PCH_JTAG_TCK_BUF
PCH_JTAG_TMS
PCH_JTAG_TDI
PCH_JTAG_TDO
PCH_JTAG_RST#
SPI_SO
SPI_CS0#
SPI_CLK
SATA_ACT#
GPIO33GPIO33
SPI_CS1#
SPKR
LPC_LAD0 29,32LPC_LAD1 29,32LPC_LAD2 29,32LPC_LAD3 29,32
LPC_LFRAME# 29,32
SATA_RX0- 35SATA_RX0+ 35SATA_TX0- 35SATA_TX0+ 35
SATA_RX1- 35SATA_RX1+ 35SATA_TX1- 35SATA_TX1+ 35
SPKR39
ICH_AZ_CODEC_SDIN039
ICH_AZ_CODEC_BITCLK39
ICH_AZ_CODEC_SYNC39
ICH_AZ_CODEC_RST#29,39
ICH_AZ_CODEC_SDOUT39
SPI_CLK30
SPI_CS0#30
SPI_SO30
SPI_SI30
IRQ_SERIRQ 29
KB_LED_DET36
SATA_ACT# 29
SATA_RX4- 33SATA_RX4+ 33SATA_TX4- 33SATA_TX4+ 33
+RTC_CELL
+RTC_CELL
+3.3V_RUN
+1.05V_PCH
+3.3V_RUN
+3.3V_RUN
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 1/6
8 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 1/6
8 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 1/6
8 64Thursday, February 26, 2009
Distance between the PCH andcap on the "P" signal should beidentical distace between the PCH and cap on the "N" signal for the same pair.
Cap values depend on Xtal
IBEX PEAK-M (HDA,JTAG,SATA)
INTVRMEN(Internal Voltage Regulator Enable) : This signal enables the internal 1.05 V regulators.This signal must be always pulled-up to VccRTC.
SATA HDD
SATA ODD
Place all series terms close to PCH except for SDIN inputlines,which should be close to source.Placement of R773, R775,R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.
JTAGTest Pads are need to put on the same side of mother board.
E-SATA
SATA port 2/3 are not support in HM55 . They are only in PM 55
Flash Descriptor Security Override
GPIO33Low = EnabledHigh = Disabled
(Internal 20K/F pull high to +3.3V_RUN)
No Reboot strap.
SPKRLow = Default.High = No Reboot.
Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode.This signal should be only asserted lowthrough an external pull-down in manufacturing or debug environments ONLY.
T183T183
R865 20K/FR865 20K/F
R877 37.4/FR877 37.4/F
C1284*27P_NC
50
C1284*27P_NC
50
T180T180
R
T
C
I
H
D
A
S
A
T
A
L
P
C
S
P
I
J
T
A
G
U3035A
IbexPeak-M_R1P0
R
T
C
I
H
D
A
S
A
T
A
L
P
C
S
P
I
J
T
A
G
U3035A
IbexPeak-M_R1P0
RTCX1B13RTCX2D13
INTVRMENA14INTRUDER#A16
HDA_BCLKA30
HDA_SYNCD29
HDA_RST#C30
HDA_SDIN0G30
HDA_SDIN1F30
HDA_SDIN2E32
HDA_SDOB29
SATALED# T3
FWH0 / LAD0 D33FWH1 / LAD1 B33FWH2 / LAD2 C32FWH3 / LAD3 A32
LDRQ1# / GPIO23 F34
FWH4 / LFRAME# C34
LDRQ0# A34
RTCRST#C14
HDA_SDIN3F32
HDA_DOCK_EN# / GPIO33H32
HDA_DOCK_RST# / GPIO13J30
SRTCRST#D17
SATA0RXN AK7SATA0RXP AK6SATA0TXN AK11SATA0TXP AK9
SATA1RXN AH6SATA1RXP AH5SATA1TXN AH9SATA1TXP AH8
SATA2RXN AF11SATA2RXP AF9SATA2TXN AF7SATA2TXP AF6
SATA3RXN AH3SATA3RXP AH1SATA3TXN AF3SATA3TXP AF1
SATA4RXN AD9SATA4RXP AD8SATA4TXN AD6SATA4TXP AD5
SATA5RXN AD3SATA5RXP AD1SATA5TXN AB3SATA5TXP AB1
SATAICOMPI AF15
SPI_CLKBA2
SPI_CS0#AV3
SPI_CS1#AY3
SPI_MOSIAY1
SPI_MISOAV1SATA0GP / GPIO21 Y9
SATA1GP / GPIO19 V1
JTAG_TCKM3
JTAG_TMSK3
JTAG_TDIK1
JTAG_TDOJ2
TRST#J4
SERIRQ AB9
SPKRP1
SATAICOMPO AF16
R869 33R869 33
Y532.768KHZ
Y532.768KHZ
4
12
3
R51 100KR51 100K
C1281
1U
C1281
1U
T178T178
R871 33R871 33
R881 10K/FR881 10K/F1 2
T185T185
R8671MR8671M
T175T175
T174T174
R86610MR86610M
R864 20K/FR864 20K/F
R503 *10K/F_NCR503 *10K/F_NC1 2
C128318PF
C128318PF
R872 33R872 33
R221 *1K_NCR221 *1K_NC1 2
R882 10K/FR882 10K/F1 2
C1282
1U
C1282
1U
R873 33R873 33
R868 330KR868 330K
C128018PF
C128018PF
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCI_PIRQA#
PCI_PIRQD#
REQ1#
GNT#1GNT#2
PCH_IRQH_GPIO5
PCI_RST#
PCI_PLTRST#
CLK_LPC_DEBUG_C
CLK_PCI_8512_C
OC1#
OC3#
PCI_PLOCK#
OC0#
OC2#
CLK_PCI_FB CLK_PCI_FB_COC7#OC6#
OC4#OC5#
PCI_PLTRST#
USB_BIAS
CLK_PEG0_REQ#
CARD_CLK_REQ#
RSV_SMBALERT#
ICH_SMBCLK
ICH_SMBDATA
RSV_ICH_CL_RST1#
SMB_CLK_ME0
SMB_DATA_ME0
SMB_CLK_ME1
LPD_SPI_INTR#
SMB_DATA_ME1
PEG_CLKREQ#
CLK_PCI_FB
XCLK_RCOMP
CLK_FLEX0
CLK_FLEX2
CLK_FLEX3
PCIE_TXN1_CPCIE_TXP1_C
PCIE_TXN2_CPCIE_TXP2_C
PCIE_TXN4_CPCIE_TXP4_C
PCIE_TXN6_CPCIE_TXP6_C
PEG_CLKREQ#
RSV_ICH_CL_RST1#ICH_SMBCLKICH_SMBDATA
SMB_DATA_ME0SMB_CLK_ME0
SMB_DATA_ME1SMB_CLK_ME1
LPD_SPI_INTR#
CLK_PCIE_REQ1#
OC4#
OC0#OC1#
OC5#
SMB_DATA_ME1
SMB_CLK_ME1
USB_MCARD1_DET#
RSV_SMBALERT#
CLK_FLEX1
PCI_PIRQB#PCI_PIRQC#
PCI_REQ0#
SB_WWAN_PCIE_RST#
PCI_GNT0#
SB_WPAN_PCIE_RST#SB_WLAN_PCIE_RST#PIRQG#
PIRQG#
PCI_SERR#PCI_PERR#
PCI_IRDY#
PCI_DEVSEL#PCI_FRAME#
PCI_STOP#PCI_TRDY#
MINI1CLK_REQ#
CLK_PCIE_REQ5#
MINI1CLK_REQ#
CLK_PCIE_REQ5#CARD_CLK_REQ#
CLK_PEG0_REQ#
PCI_GNT0#
CLK_PCIE_REQ1#
GNT#1
LOM_CLK_REQ#
OC3#
CLK_PCIE_REQ2#
SB_WPAN_PCIE_RST#SB_WWAN_PCIE_RST#SB_WLAN_PCIE_RST#
LOM_CLK_REQ#
CLK_PCIE_REQ2#
PCIE_TXN5_CPCIE_TXP5_C
CLK_LPC_DEBUG
CLK_PCI_8512
PCH_IRQH_GPIO5PCI_REQ0#
REQ1#PCI_PIRQB#
PCI_PIRQA#
PCI_PIRQD#
PCI_PIRQC#
USB_MCARD1_DET#
PCI_IRDY#
PCI_FRAME#PCI_TRDY#
PCI_STOP#
PCI_PLOCK#PCI_DEVSEL#
PCI_SERR#PCI_PERR#
PME#
OC2#OC7#
OC6#
GNT3#10
ICH_USBP4- 32
ICH_USBP2+ 34
ICH_USBP4+ 32
OC0# 33
CLK_LPC_DEBUG32
ICH_USBP5- 31ICH_USBP5+ 31
CLK_PCI_851229
NV_ALE 10NV_CLE 10
ICH_USBP2- 34
ICH_USBP0- 33ICH_USBP0+ 33
PLTRST# 3,16,26,28,29,31,32,41
ICH_SMBCLK 32,41,60
ICH_SMBDATA 32,41,60
CLK_PCIE_VGA# 16CLK_PCIE_VGA 16
CLK_PCIE_3GPLL# 3CLK_PCIE_3GPLL 3
CLK_BUF_PCIE_3GPLL# 15CLK_BUF_PCIE_3GPLL 15
CLK_BUF_BCLK_N 15CLK_BUF_BCLK_P 15
CLK_BUF_DREFCLK 15
CLK_BUF_DREFSSCLK 15
CLK_ICH_14M 15
CLK_BUF_DREFCLK# 15
CLK_BUF_DREFSSCLK# 15
PCIE_RX1-31PCIE_RX1+31PCIE_TX1-31PCIE_TX1+31
PCIE_RX2-32PCIE_RX2+32PCIE_TX2-32PCIE_TX2+32
PCIE_RX4+28PCIE_RX4-28
PCIE_TX4-28PCIE_TX4+28
PCIE_RX6+/GLAN_RX+41PCIE_RX6-/GLAN_RX-41
PCIE_TX6-/GLAN_TX-41PCIE_TX6+/GLAN_TX+41
CLK_PCIE_REQ1#31
CARD_CLK_REQ#28
CLK_PCIE_LOM#41CLK_PCIE_LOM41
SMBDAT1 29
USB_MCARD1_DET#32
ICH_USBP1- 33ICH_USBP1+ 33
ICH_USBP11+ 40ICH_USBP11- 40 MINI1CLK_REQ#32
CLK_PCIE_MINI2#31CLK_PCIE_MINI231
CLK_PCIE_MINI1#32CLK_PCIE_MINI132
CLK_PCIE_EXPCARD#28CLK_PCIE_EXPCARD28
SMBCLK1 29
OC1# 34
LOM_CLK_REQ#41
ICH_USBP12+ 37ICH_USBP12- 37
PCH_IRQH_GPIO535
ICH_USBP9+ 28ICH_USBP9- 28
ICH_USBP8- 32ICH_USBP8+ 32
PCIE_RX5+26PCIE_RX5-26
PCIE_TX5-26PCIE_TX5+26
CLK_PCIE_CARD_READER#26CLK_PCIE_CARD_READER26
CLK_PCIE_REQ5#26
+3.3V_SUS
+1.05V_PCH
+3.3V_SUS
+3.3V_SUS
+3.3V_SUS
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+3.3V_SUS
+3.3V_SUS+3.3V_RUN
+3.3V_RUN
+3.3V_SUS
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 3/6
9 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 3/6
9 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 3/6
9 64Thursday, February 26, 2009
IBEX PEAK-M (PCI,USB,NVRAM)
Note : place theseresistors near to PCIeSlots
Right Side pair top (Cable)
Mini Card (WLAN)Mini Card (WWAN)
Left Side pair Top
001
1
1 1
Boot BIOS Location
LPC
Reserved (NAND)
PCI
SPI
PCI_GNT0# GNT#1Boot BIOS Strap
0 0
Non-iAMT Add Buffers as needed for Loading and fanout concerns.
Express Card
MiniWWAN
MiniWLAN
Express Card
Giga Bit LOM
IBEX PEAK-M (PCI-E,SMBUS,CLK)
MiniWWAN
Giga Bit LOM
Left Side pair bottom
Camera
Place TX DC blocking caps close PCH.
MiniWLAN
CLKOUT_PEG_A_P/N,CLKOUT_PEG_B_P/N,CLKOUT_DMI_P/N,support GEN-1 and GEN-2
OC0#~OC7#:DG(V1.0)P214Pin Default Port MappingOC0# Port0,Port1OC1# Port2,Port3
PCIRST#:DG(V1.0) P277Can be left unconnected.
CLKOUT_PCI[0..4]:22 ohm series resistor is recommend (single & double load) on PDG v1.1
PAR:SC(V1.0) P36Can be left unconnected if not using PCI.
PME:DG(V1.0) P277Can be left unconnected.
Touch Screen Module
PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +V3.3A.PCIECLKRQ{1,2} should have a 10K pull-up to +3.3S
CLKIN_PCILOOPBACK:PDG (V1.1): 22 ohm series resistor is recommend
Mini Card (WPAN)Express Card
PCI-E port 7/8 are not support in HM55 . They are only in PM 55
USB port 6/7 are not support in HM55 . They are only in PM 55
DG(V1.1) P256: XTAL_OUT and XTAL_IN are the signal names for the PHY.
CLKOUTFLEX3:EDS(V1.0) :support 48MHz33MHz and 14.31818MHz.
CLKOUTFLEX[0..3]:PDG v1.1: 22 ohm series resistor isrecommend (PCI & non PCI routing, single & double load)
0214
0214
0214
SML0CLK/SML0DATA:DG(V1.1) P255: The 82577 SMBussignals (SMB_DATA and SMB_CLK) cannot be connected to any otherdevices other than the PCH. Connect the SMB_DATA and SMB_CLKpins to the PCH SML0DATA and SML0CLKpins, respectively.
Card Reader
Card Reader
Reserve capacitor pads for improving WWAN.
R9032.2K/F R9032.2K/F
C715 0.1UC715 0.1U
R90210K/F R90210K/F
RP47
10P8R-8.2K
RP47
10P8R-8.2K
109876
12345
R892 22/FR892 22/F
C718 0.1UC718 0.1U
T165T165
R91610K/F R91610K/F
C1287 *27P_NC50
C1287 *27P_NC50
R915 10KR915 10K
P
C
I
-
E
*
S
M
B
u
s
C
o
n
t
r
o
l
l
e
r
F
r
o
m
C
L
K
B
U
F
F
E
R
P
E
G
C
l
o
c
k
F
l
e
x
L
i
n
k
U3035B
IbexPeak-M_R1P0
P
C
I
-
E
*
S
M
B
u
s
C
o
n
t
r
o
l
l
e
r
F
r
o
m
C
L
K
B
U
F
F
E
R
P
E
G
C
l
o
c
k
F
l
e
x
L
i
n
k
U3035B
IbexPeak-M_R1P0
PERN1BG30PERP1BJ30
PERN2AW30PERP2BA30
PERN3AU30PERP3AT30
PERN4BA32PERP4BB32
PERN5BF33PERP5BH33
PERN6BA34PERP6AW34
PERN7AT34PERP7AU34
PERN8BG34PERP8BJ34
PETN1BF29PETP1BH29
PETN2BC30PETP2BD30
PETN3AU32PETP3AV32
PETN4BD32PETP4BE32
PETN5BG32PETP5BJ32
PETN6BC34PETP6BD34
PETN7AU36PETP7AV36
PETN8BG36PETP8BJ36
SMBALERT# / GPIO11 B9
SMBCLK H14
SMBDATA C8
SML0CLK C6
SML0DATA G8
CLKOUT_PCIE0NAK48CLKOUT_PCIE0PAK47
CLKOUT_PCIE1NAM43CLKOUT_PCIE1PAM45
CLKOUT_PCIE2NAM47CLKOUT_PCIE2PAM48
CLKOUT_PCIE3NAH42CLKOUT_PCIE3PAH41
CLKOUT_PCIE4NAM51CLKOUT_PCIE4PAM53
CLKOUT_PCIE5NAJ50CLKOUT_PCIE5PAJ52
SML0ALERT# / GPIO60 J14
CL_CLK1 T13
CL_DATA1 T11
CL_RST1# T9
CLKIN_BCLK_N AP3CLKIN_BCLK_P AP1
CLKIN_DMI_N AW24CLKIN_DMI_P BA24
CLKIN_DOT_96N F18CLKIN_DOT_96P E18
CLKIN_SATA_N / CKSSCD_N AH13CLKIN_SATA_P / CKSSCD_P AH12
XTAL25_IN AH51XTAL25_OUT AH53
REFCLK14IN P41
CLKIN_PCILOOPBACK J42
CLKOUT_PEG_A_N AD43CLKOUT_PEG_A_P AD45
PEG_A_CLKRQ# / GPIO47 H1
PCIECLKRQ0# / GPIO73P9
PCIECLKRQ1# / GPIO18U4
PCIECLKRQ2# / GPIO20N4
PCIECLKRQ3# / GPIO25A8
PCIECLKRQ4# / GPIO26M9
PCIECLKRQ5# / GPIO44H6
CLKOUTFLEX0 / GPIO64 T45
CLKOUTFLEX1 / GPIO65 P43
CLKOUTFLEX2 / GPIO66 T42
CLKOUTFLEX3 / GPIO67 N50
CLKOUT_DMI_N AN4CLKOUT_DMI_P AN2
PEG_B_CLKRQ# / GPIO56P13CLKOUT_PEG_B_PAK51CLKOUT_PEG_B_NAK53
SML1ALERT# / GPIO74 M14
SML1CLK / GPIO58 E10
SML1DATA / GPIO75 G12
XCLK_RCOMP AF38
CLKOUT_DP_P / CLKOUT_BCLK1_P AT3CLKOUT_DP_N / CLKOUT_BCLK1_N AT1
C717 0.1UC717 0.1U
Q832N7002W-7-FQ832N7002W-7-F2
31
P
C
I
N
V
R
A
M
U
S
B
U3035E
IbexPeak-M_R1P0
P
C
I
N
V
R
A
M
U
S
B
U3035E
IbexPeak-M_R1P0
AD0H40AD1N34AD2C44
AD20C42AD21K46AD22M51AD23J52AD24K51AD25L34AD26F42AD27J40AD28G46AD29F44
AD3A38
AD30M47AD31H36
AD4C36AD5J34AD6A40AD7D45AD8E36AD9H48
C/BE0#J50C/BE1#G42C/BE2#H47C/BE3#G34
PCIRST#K6
PERR#E50
PIRQA#G38PIRQB#H51PIRQC#B37PIRQD#A44
PLOCK#D49
PLTRST#D5PME#M7
REQ0#F51REQ1# / GPIO50A46REQ2# / GPIO52B45REQ3# / GPIO54M53
SERR#E44
STOP#D41TRDY#C48
NV_ALE BD3
NV_CE#0 AY9NV_CE#1 BD1NV_CE#2 AP15NV_CE#3 BD8
NV_CLE AY6
NV_DQS0 AV9NV_DQS1 BG8
NV_DQ0 / NV_IO0 AP7NV_DQ1 / NV_IO1 AP6
NV_DQ10 / NV_IO10 BD6NV_DQ11 / NV_IO11 BB7NV_DQ12 / NV_IO12 BC8NV_DQ13 / NV_IO13 BJ8NV_DQ14 / NV_IO14 BJ6NV_DQ15 / NV_IO15 BG6
NV_DQ2 / NV_IO2 AT6NV_DQ3 / NV_IO3 AT9NV_DQ4 / NV_IO4 BB1NV_DQ5 / NV_IO5 AV6NV_DQ6 / NV_IO6 BB3NV_DQ7 / NV_IO7 BA4NV_DQ8 / NV_IO8 BE4NV_DQ9 / NV_IO9 BB6
NV_RB# AV7NV_RCOMP AU2
NV_WR#0_RE# AY8NV_WR#1_RE# AY5
NV_WE#_CK0 AV11NV_WE#_CK1 BF5
USBP0N H18USBP0P J18
USBP10N A22USBP10P C22USBP11N G24USBP11P H24USBP12N L24USBP12P M24USBP13N A24USBP13P C24
USBP1N A18USBP1P C18USBP2N N20USBP2P P20USBP3N J20USBP3P L20USBP4N F20USBP4P G20USBP5N A20USBP5P C20USBP6N M22
USBP7N B21USBP7P D21USBP8N H22USBP8P J22USBP9N E22USBP9P F22
USBRBIAS# B25
USBRBIAS D25
USBP6P N22
AD10E40AD11C40AD12M48AD13M45AD14F53AD15M40AD16M43AD17J36AD18K48AD19F40
DEVSEL#F46FRAME#C46
GNT0#F48GNT1# / GPIO51K45GNT2# / GPIO53F36GNT3# / GPIO55H53
PIRQE# / GPIO2B41PIRQF# / GPIO3K53PIRQG# / GPIO4A36PIRQH# / GPIO5A48
IRDY#A42PARH44
OC0# / GPIO59 N16OC1# / GPIO40 J16OC2# / GPIO41 F16OC3# / GPIO42 L16OC4# / GPIO43 E14
OC5# / GPIO9 G16OC6# / GPIO10 F12OC7# / GPIO14 T15
CLKOUT_PCI0N52CLKOUT_PCI1P53CLKOUT_PCI2P46CLKOUT_PCI3P51CLKOUT_PCI4P48
R896 22/FR896 22/F
C721 0.1UC721 0.1U
R909 10KR909 10KR1014 10KR1014 10K
C712 0.1UC712 0.1U
T243T243
R904 10KR904 10K
R917 1KR917 1K
T240T240
C710 0.1UC710 0.1U
R886 90.9/FR886 90.9/F
C1289 *27P_NC50
C1289 *27P_NC50
R883 0R883 0
R9052.2K/F R9052.2K/F
T236T236
C711 0.1UC711 0.1U
R90010K/F R90010K/F
R9112.2K/F R9112.2K/F
C1290 0.047U
10
C1290 0.047U
10
R9102.2K/F R9102.2K/F
R885 0R885 0
R91310K/F R91310K/F
C713 0.1UC713 0.1U
Q822N7002W-7-FQ822N7002W-7-F2
31
T237T237
R914 10KR914 10K
RP45
10P8R-8.2K
RP45
10P8R-8.2K
109876
12345
U56
TC7SZ32FU(T5L,F,T)
U56
TC7SZ32FU(T5L,F,T)
2
14
5
T184T184
C722 0.1UC722 0.1UT171T171
R901 8.2K/FR901 8.2K/F
T241T241
R888 0R888 0
R887 22.6/FR887 22.6/F
T176T176
R918 1KR918 1K
C714 0.1UC714 0.1U
T173T173
R894 0R894 0R898 22/FR898 22/F
R884 0R884 0
T238T238
R908 10KR908 10K
T179T179
T172T172
R1118 8.2K/FR1118 8.2K/FR9122.2K/F R9122.2K/F
T239T239
R1119 8.2K/FR1119 8.2K/F
RP46
10P8R-8.2K
RP46
10P8R-8.2K
109876
12345
R1117 8.2K/FR1117 8.2K/F
T177T177
T166T166
T167T167
T235T235
R1100 0R1100 0
R906 10KR906 10K
T234T234
R9072.2K/F R9072.2K/F
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SIO_EXT_SMI#
SIO_EXT_SCI#
SIO_EXT_WAKE#
RSV_WOL_EN
LAN_PHY_PWR_CTRL
SATA4GP
TP_PCH_GPIO28
SATA2GP
SATA3GP
WLAN_RADIO_DIS#
SATA5GP
PCH_THRMTRIP#_RSATA2GP
SIO_RCIN#SIO_A20GATE
SATA5GP
SATA4GPSATA3GP
SV_SET_UP
CRB_SV_DET
RSV_WOL_ENS_GPIO
SV_SET_UP
S_GPIO
TEST_WOOFER_EN
TEST_WOOFER_EN
SIO_EXT_SMI#SIO_EXT_SCI#SIO_EXT_WAKE#
TP_PCH_GPIO28
CRIT_TEMP_REP#
LAN_PHY_PWR_CTRL
GPIO35
GPIO35
WLAN_RADIO_DIS#CRB_SV_DET
GPIO27
GPIO45
PCIE_MCARD1_DET#_R
PCIE_MCARD1_DET#_R
GPIO45
GPIO46
PCIE_MCARD2_DET#
GPIO46
PCIE_MCARD2_DET#
GPIO57
USB_MCARD2_DET#
GPIO57
USB_MCARD2_DET#
CLK_CPU_BCLK# 3
CLK_CPU_BCLK 3
H_PECI 3
SIO_RCIN# 29
H_PWRGOOD 3,60
H_THERM 3
SIO_A20GATE 29
SIO_EXT_WAKE#29
BT_RADIO_DIS#32
WWAN_RADIO_DIS#31
LAN_PCIE_PWR_CTRL29,41
GNT3# 9
NV_CLE9
NV_ALE9
SIO_EXT_SMI#29
SIO_EXT_SCI#29
CRIT_TEMP_REP#29
TEST_WOOFER_EN39
WLAN_RADIO_DIS#32
PCIE_MCARD1_DET#32
PCIE_MCARD2_DET#31
USB_MCARD2_DET#31
+1.1V_VTT
+NVRAM_VCCQ
+3.3V_SUS
+3.3V_RUN
+3.3V_RUN
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 4/6
10 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 4/6
10 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 4/6
10 64Thursday, February 26, 2009
IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)
SV_SET_UP 1-X High = Strong (Default)A16 swap override Strap/Top-BlockSwap Override jumper
GNT3#
Low = A16 swapoverride/Top-BlockSwap Override enabledHigh = Default
DMI Termination Voltage
NV_CLESet to Vcc when LOW
Set to Vcc/2 when HIGH
Danbury Technology Enabled
NV_ALEHigh = Enable
Low = Disable
BMBUSY#:If not used, require a weak pull-up (8.2- K to 10 k) to Vcc3_3.CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.
6
BMBUSY#:(Intel feedback)Follow CRB checklist, 1K is for intel BIOS validation purpose.
GPIO27 reserve for internal VR.
GPIO24 register not cleared by CF9h reset event.
(Both these should be close to PCH)
R942 0R942 0
R93356/FR93356/F
R945 0R945 0
R1071 10K/FR1071 10K/F
R941 10K/FR941 10K/F
R926 *0_NCR926 *0_NC
R925 10K/FR925 10K/F
G
P
I
O
M
I
S
C
N
C
T
F
R
S
V
D
C
P
U
U3035F
IbexPeak-M_R1P0
G
P
I
O
M
I
S
C
N
C
T
F
R
S
V
D
C
P
U
U3035F
IbexPeak-M_R1P0
GPIO27AB12
GPIO28V13
GPIO24H10
GPIO57F8
LAN_PHY_PWR_CTRL / GPIO12K9
VSS_NCTF_1A4VSS_NCTF_2A49VSS_NCTF_3A5VSS_NCTF_4A50VSS_NCTF_5A52VSS_NCTF_6A53VSS_NCTF_7B2VSS_NCTF_8B4VSS_NCTF_9B52VSS_NCTF_10B53VSS_NCTF_11BE1VSS_NCTF_12BE53VSS_NCTF_13BF1VSS_NCTF_14BF53VSS_NCTF_15BH1VSS_NCTF_16BH2VSS_NCTF_17BH52VSS_NCTF_18BH53VSS_NCTF_19BJ1VSS_NCTF_20BJ2VSS_NCTF_21BJ4VSS_NCTF_22BJ49VSS_NCTF_23BJ5VSS_NCTF_24BJ50VSS_NCTF_25BJ52VSS_NCTF_26BJ53VSS_NCTF_27D1VSS_NCTF_28D2VSS_NCTF_29D53VSS_NCTF_30E1VSS_NCTF_31E53
TACH2 / GPIO6D37
TACH0 / GPIO17F38
TACH3 / GPIO7J32
TP9 M18
TP10 N18
TP11 AJ24
TP12 AK41
SATA3GP / GPIO37AB13
SATA5GP / GPIO49AA4
SCLOCK / GPIO22Y7
SLOAD / GPIO38V3
SDATAOUT0 / GPIO39P3
SDATAOUT1 / GPIO48AB6
A20GATE U2
PROCPWRGD BE10RCIN# T1
PECI BG10
THRMTRIP# BD10
GPIO8F10
CLKOUT_PCIE6N AH45CLKOUT_PCIE6P AH46
PCIECLKRQ6# / GPIO45H3
CLKOUT_PCIE7N AF48CLKOUT_PCIE7P AF47
PCIECLKRQ7# / GPIO46F1TP5 AY46TP4 AY45
TP6 AV43
TP7 AV45
BMBUSY# / GPIO0Y3
TP16 M30
TP17 N30
NC_1 AB45
NC_2 AB38
NC_3 AB42
NC_4 AB41
GPIO15T7
TACH1 / GPIO1C38
TP13 AK42
TP3 BB22
TP1 BA22
TP2 AW22
TP14 M32
TP15 N32
SATA2GP / GPIO36AB7
NC_5 T39
INIT3_3V# P6
STP_PCI# / GPIO34M11
SATACLKREQ# / GPIO35V6
SATA4GP / GPIO16AA2
TP24 C10
TP8 AF13
CLKOUT_BCLK0_N / CLKOUT_PCIE8N AM3
CLKOUT_BCLK0_P / CLKOUT_PCIE8P AM1
TP19 AA23TP18 H12
R927 10K/FR927 10K/F
R939 10K/FR939 10K/F
R928 10K/FR928 10K/F
R944 10K/FR944 10K/F
R934 54.9/FR934 54.9/F
R530 10K/FR530 10K/F
R935 10K/FR935 10K/F
R924 10K/FR924 10K/F
R950 *1K/F_NCR950 *1K/F_NC
R921 10K/FR921 10K/F
R943 10K/FR943 10K/F
R920 1KR920 1K
R1070 10K/FR1070 10K/F
R937 10K/FR937 10K/F
R948 *1K_NCR948 *1K_NC
R930 10K/FR930 10K/F
R995 *10K_NCR995 *10K_NC
R923 10K/FR923 10K/FR922 10K/FR922 10K/F
R946 0R946 0
R951 10K/FR951 10K/F
R936 10K/FR936 10K/F
R947 *1K_NCR947 *1K_NC
R1012 10K/FR1012 10K/F
R1001 10K/FR1001 10K/F
R1072 10K/FR1072 10K/F
R929 10K/FR929 10K/F
R938 10K/FR938 10K/F
R940 0R940 0
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.05V_LAN_VCCAPLL_EXP
+1.05V_VCCFDIPLL
+VCCA_DAC_1_2
DCPRTC
+1.1V_VCCADPLLA
+1.1V_VCCADPLLB
DCPSUS
DCPSST
+V5REF
+1.05V_VCCSATAPLL
+V5REF_SUS
+1.1V_LAN_VCCA_CLK
DCPSUSBYP
+1.1V_VCCADPLLA
+1.1V_VCCADPLLB
+1.05V_PCH
+1.05V_PCH
+3.3V_RUN
+3.3V_RUN
+1.5VS_1.8VS
+3.3V_RUN
+1.5VS_1.8VS+1.5V_RUN
+1.8V_RUN
+1.5VS_1.8VS
+3.3V_SUS
+3.3V_RUN
+1.1V_VTT
+RTC_CELL
+3.3V_SUS
+5V_SUS
+5V_RUN
+3.3V_RUN
+3.3V_RUN
+1.5VS_1.8VS
+NVRAM_VCCQ
+1.1V_VTT
+1.5VS_1.8VS
+3.3V_SUS
+3.3V_SUS
+3.3V_RUN
+NVRAM_VCCQ
+1.05V_VCCIO
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+1.05V_PCH
+3.3V_RUN
+1.05V_PCH
+1.05V_PCH
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 5/6
11 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 5/6
11 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 5/6
11 64Thursday, February 26, 2009
IBEX PEAK-M (POWER)
PCH EDS(V1.0) P84+NVRAM_VCCQ:1.8 V supply for Dual Channel NAND interface. This power is supplied by corewell. If unused, this pin should be connected to Vcc3_3.
VCCCORE=1.524A max
VCCIO = 3.208A max
VCC3_3 = 0.357A max
VCCVRM = 0.035A max
VCCIO = 3.208A max
VCC3_3 = 0.357A max
VCCVRM = 0.035A max
VCCDMI = 0.061A max
VCCPNAND = 0.156A max
VCCME3_3 = 0.085A max
VCCADPLLA = 0.072A max
VCCADPLLB = 0.073A max
VCCIO = 3.208A max
VCCSUS3_3 = 0.163A max
VCC3_3 = 0.357A max
V_CPU>1mA
VCCRTC = 2mA max
VCCIO = 3.208A max
VCCSUS3_3 = 0.163A max
VCCIO = 3.208A max
V5REF_SUS>1mA
V5REF>1mA
VCC3_3 = 0.357A max
VCCIO = 3.208A max
VCCVRM = 0.035A max
VCCME = 1.998A max
VCCSUSHDA = 6mA max
VCCAPLLEXP:This pin can be left as no connect in On-Die VR enabled mode (default).
VCCAPLLEXP = 100mA max
VCCFDIPLL = 100mA max
VCCADAC = 100mA max
VCCME3_3:EDS(V1.0)P84:supply for the Intel Management Engine.This is a separate power planethat may or may not be powered in S3S5 states. This plane must be on in S0and other times the Intel Management Engine is used.
VCCACLK = 100mA max
VCCME = 1.998A max
C1335
0.1U
C1335
0.1U
C1305
0.1U
C1305
0.1U
D33 RB500V-40D33 RB500V-40
POWER
V
C
C
C
O
R
E
D
M
I
P
C
I
E
*
C
R
T
L
V
D
S
F
D
I
N
A
N
D
/
S
P
I
H
V
C
M
O
S
U3035G
IbexPeak-M_R1P0
POWER
V
C
C
C
O
R
E
D
M
I
P
C
I
E
*
C
R
T
L
V
D
S
F
D
I
N
A
N
D
/
S
P
I
H
V
C
M
O
S
U3035G
IbexPeak-M_R1P0
VCCCORE[1]AB24VCCCORE[2]AB26VCCCORE[3]AB28VCCCORE[4]AD26VCCCORE[5]AD28VCCCORE[6]AF26VCCCORE[7]AF28VCCCORE[8]AF30VCCCORE[9]AF31VCCCORE[10]AH26VCCCORE[11]AH28VCCCORE[12]AH30VCCCORE[13]AH31VCCCORE[14]AJ30VCCCORE[15]AJ31
VCCPNAND[4] AK19VCCPNAND[3] AK20
VCCIO[27]AN23VCCIO[28]AN24VCCIO[29]AN26VCCIO[30]AN28
VCCIO[54]AN30VCCIO[55]AN31
VCCIO[33]AT26VCCIO[34]AT28VCCIO[35]AU26VCCIO[36]AU28VCCIO[37]AV26VCCIO[38]AV28VCCIO[39]AW26VCCIO[40]AW28VCCIO[41]BA26VCCIO[42]BA28VCCIO[43]BB26VCCIO[44]BB28VCCIO[45]BC26VCCIO[46]BC28VCCIO[47]BD26VCCIO[48]BD28VCCIO[49]BE26VCCIO[50]BE28VCCIO[51]BG26VCCIO[52]BG28VCCIO[53]BH27
VCCIO[31]BJ26VCCIO[32]BJ28
VCCADAC[1] AE50
VCCADAC[2] AE52
VCCTX_LVDS[1] AP43VCCTX_LVDS[2] AP45
VCCALVDS AH38
VCCVRM[2] AT24
VCCVRM[1]AT22
VCCAPLLEXPBJ24
VCCFDIPLLBJ18
VCCPNAND[6] AK13VCCPNAND[5] AK15
VCCPNAND[7] AM12VCCPNAND[8] AM13
VCCIO[24]AK24 VCCTX_LVDS[4] AT45VCCTX_LVDS[3] AT46
VSSA_DAC[1] AF53
VSSA_LVDS AH39
VSSA_DAC[2] AF51
VCCIO[1]AM23
VCC3_3[2] AB34
VCC3_3[3] AB35
VCC3_3[4] AD35
VCC3_3[1]AN35
VCCME3_3[1] AM8VCCME3_3[2] AM9VCCME3_3[3] AP11VCCME3_3[4] AP9
VCCPNAND[2] AK16
VCCPNAND[9] AM15
VCCPNAND[1] AM16
VCCDMI[1] AT16
VCCDMI[2] AU16
VCCIO[25]AN20VCCIO[26]AN22
C14510.1UC14510.1U
C1485
1U
C1485
1U
C130710U
08054
C130710U
08054
C1294
10U10
C1294
10U10
C1300
22U
C1300
22U
C1303
0.1U
C1303
0.1U
C1328*1U_NCC1328*1U_NC
C13361UC13361U
L115 10uHL115 10uH
C13011UC13011U
C1316 0.1UC1316 0.1U
C13091UC13091U
R962 0R962 0
R961 0R961 0
+ C1333220U3528
+ C1333220U3528
C1304
0.1U
C1304
0.1U
C1321
1U
C1321
1U
C1293
0.01U
C1293
0.01U
L111 *1uH_NCL111 *1uH_NC
R9650 R9650
C13250.1UC13250.1U
POWER
S
A
T
A
U
S
B
C
l
o
c
k
a
n
d
M
i
s
c
e
l
l
a
n
e
o
u
s
H
D
A
C
P
U
P
C
I
/
G
P
I
O
/
L
P
C
R
T
C
P
C
I
/
G
P
I
O
/
L
P
C
U3035J
IbexPeak-M_R1P0
POWER
S
A
T
A
U
S
B
C
l
o
c
k
a
n
d
M
i
s
c
e
l
l
a
n
e
o
u
s
H
D
A
C
P
U
P
C
I
/
G
P
I
O
/
L
P
C
R
T
C
P
C
I
/
G
P
I
O
/
L
P
C
U3035J
IbexPeak-M_R1P0
DCPSUSBYPY20
VCCME[1]AD38
VCCME[2]AD39
VCCME[3]AD41
VCCME[5]AF41
VCCME[6]AF42
VCCSUSHDA L30
VCCSUS3_3[28] U23
VCCIO[56] V23
VCCIO[13] AD19VCCIO[14] AF20VCCIO[15] AF19
VCCME[7]V39
VCCME[8]V41
VCCME[9]V42
VCCME[10]Y39
VCCME[11]Y41
VCCME[12]Y42
V5REF K49
VCC3_3[8] J38
VCC3_3[9] L38
VCC3_3[10] M36
VCC3_3[11] N36
VCC3_3[12] P36
VCC3_3[13] U35
VCCRTCA12
VCCSUS3_3[27] A26VCCSUS3_3[26] A28VCCSUS3_3[25] B27VCCSUS3_3[24] C26VCCSUS3_3[23] C28VCCSUS3_3[22] E26VCCSUS3_3[21] E28VCCSUS3_3[20] F26VCCSUS3_3[19] F28VCCSUS3_3[18] G26VCCSUS3_3[17] G28VCCSUS3_3[16] H26VCCSUS3_3[15] H28VCCSUS3_3[14] J26VCCSUS3_3[13] J28VCCSUS3_3[12] L26VCCSUS3_3[11] L28VCCSUS3_3[10] M26VCCSUS3_3[9] M28VCCSUS3_3[8] N26VCCSUS3_3[7] N28VCCSUS3_3[6] P26VCCSUS3_3[5] P28VCCSUS3_3[4] U24VCCSUS3_3[3] U26VCCSUS3_3[2] U28VCCSUS3_3[1] V28
VCCIO[11] AD20
VCCIO[20] AD22
VCCIO[10] AH19
VCCADPLLA[2]BB53
VCCADPLLB[1]BD51
VCCIO[22]AJ35
V5REF_SUS F24
VCCIO[16] AH20
VCCIO[17] AB19VCCIO[18] AB20VCCIO[19] AB22
VCCIO[12] AF22
VCC3_3[14] AD13
VCCIO[9] AH22
VCCVRM[4] AT20
DCPSUSY22
VCCIO[2]AF34
VCCIO[3]AH34
VCCLAN[1]AF23
VCCLAN[2]AF24
VCCADPLLA[1]BB51
VCCADPLLB[2]BD53
VCCVRM[3]AU24
VCCACLK[1]AP51
VCCACLK[2]AP53
DCPRTCV9
VCCIO[4]AF32
VCCME[4]AF43
VCCIO[23]AH35VCCIO[21]AH23
DCPSSTV12 VCCSATAPLL[2] AK1VCCSATAPLL[1] AK3
VCCME[13] AA34VCCME[14] Y34VCCME[15] Y35VCCME[16] AA35
VCC3_3[5]V15
VCC3_3[6]V16
VCC3_3[7]Y16
VCCSUS3_3[29]P18
VCCSUS3_3[30]U19
VCCSUS3_3[31]U20
VCCSUS3_3[32]U22
VCCIO[5] V24VCCIO[6] V26VCCIO[7] Y24VCCIO[8] Y26
V_CPU_IO[1]AT18
V_CPU_IO[2]AU18
R959 *0_NCR959 *0_NC
R960 *0_NCR960 *0_NC
R957 100R957 100
C1334
4.7U
C1334
4.7U
C1322
1U
C1322
1U
C1323
1U
C1323
1U
C1329*10U_NCC1329*10U_NC
C1295
0.1U
C1295
0.1U
PJP32
POWER_JP
PJP32
POWER_JP
12
C13171UC13171U
C13181UC13181U
L113 *10uH_NCL113 *10uH_NC
C13381UC13381U
C13411UC13411U
C1314
1U
C1314
1U
C1299
0.1U
C1299
0.1U
L112 *1uH_NCL112 *1uH_NC
C13151UC13151U R956 100R956 100
C13081UC13081U
C1339
0.1U
C1339
0.1U
C13200.1UC13200.1U
C1324*10U_NCC1324*10U_NC
R955 *0_NCR955 *0_NC
D34 RB500V-40D34 RB500V-40C1319
0.1U
C1319
0.1U
C1326
0.1U
C1326
0.1U
R954 0R954 0
C1337
0.1U
C1337
0.1U
R963 *0_NCR963 *0_NC
C13111UC13111U
C1292
1U
C1292
1U
L110 *10uH_NCL110 *10uH_NC
C13311UC13311U
C1297*1U_NCC1297*1U_NC
C13121U
C13121U
C13101UC13101U
C1296*10U_NCC1296*10U_NC
+ C1340220U3528
+ C1340220U3528
C1332
0.1U
C1332
0.1U
C1306
22U
C1306
22U
L109
HCB1608KF-181T15
L109
HCB1608KF-181T15
C1327 0.1UC1327 0.1U
C129110U
08054
C129110U
08054
C1330 0.1UC1330 0.1U
C1298*10U_NCC1298*10U_NC
L114 10uHL114 10uH
C1342
0.1U
C1342
0.1U
C14230.1UC14230.1U
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 6/6
12 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 6/6
12 64Thursday, February 26, 2009
Title
Size Document Number Rev
Date: Sheet of
QUANTACOMPUTER
FM9 1A
IBEX PEAK-M 6/6
12 64Thursday, February 26, 2009
IBEX PEAK-M (GND)U3035I
IbexPeak-M_R1P0
U3035I
IbexPeak-M_R1P0
VSS[159]AY7VSS[160]B11VSS[161]B15VSS[162]B19VSS[163]B23VSS[164]B31VSS[165]B35VSS[166]B39VSS[167]B43VSS[168]B47VSS[169]B7VSS[170]BG12VSS[171]BB12VSS[172]BB16VSS[173]BB20VSS[174]BB24VSS[175]BB30VSS[176]BB34VSS[177]BB38VSS[178]BB42VSS[179]BB49VSS[180]BB5VSS[181]BC10VSS[182]BC14VSS[183]BC18VSS[184]BC2VSS[185]BC22VSS[186]BC32VSS[187]BC36VSS[188]BC40VSS[189]BC44VSS[190]BC52VSS[191]BH9VSS[192]BD48VSS[193]BD49VSS[194]BD5VSS[195]BE12VSS[196]BE16VSS[197]BE20VSS[198]BE24VSS[199]BE30VSS[200]BE34VSS[201]BE38VSS[202]BE42VSS[203]BE46VSS[204]BE48VSS[205]BE50VSS[206]BE6VSS[207]BE8VSS[208]BF3VSS[209]BF49VSS[210]BF51VSS[211]BG18VSS[212]BG24VSS[213]BG4VSS[214]BG50VSS[215]BH11VSS[216]BH15VSS[217]BH19VSS[218]BH23VSS[219]BH31VSS[220]BH35VSS[221]BH39VSS[222]BH43VSS[223]BH47VSS[224]BH7VSS[225]C12VSS[226]C50VSS[227]D51VSS[228]E12VSS[229]E16VSS[230]E20VSS[231]E24VSS[232]E30VSS[233]E34VSS[234]E38VSS[235]E42VSS[236]E46VSS[237]E48
VSS[264] K47VSS[265] K7VSS[266] L14VSS[267] L18VSS[268] L2VSS[269] L22VSS[270] L32VSS[271] L36VSS[272] L40VSS[273] L52VSS[274] M12VSS[275] M16VSS[276] M20VSS[277] N38VSS[278] M34VSS[279] M38VSS[280] M42VSS[281] M46VSS[282] M49VSS[283] M5VSS[284] M8VSS[285] N24VSS[286] P11
VSS[288] P22VSS[289] P30VSS[290] P32VSS[291] P34VSS[292] P42VSS[293] P45VSS[294] P47VSS[295] R2VSS[296] R52VSS[297] T12VSS[298] T41VSS[299] T46VSS[300] T49VSS[301] T5VSS[302] T8VSS[303] U30VSS[304] U31VSS[305] U32VSS[306] U34VSS[307] P38VSS[308] V11VSS[309] P16VSS[310] V19VSS[311] V20VSS[312] V22VSS[313] V30VSS[314] V31VSS[315] V32VSS[316] V34
VSS[238]E6VSS[239]E8VSS[240]F49VSS[241]F5VSS[242]G10VSS[243]G14VSS[244]G18VSS[245]G2VSS[246]G22VSS[247]G32VSS[248]G36VSS[249]G40VSS[250]G44VSS[251]G52
VSS[317] V35VSS[318] V38VSS[319] V43VSS[320] V45VSS[321] V46VSS[322] V47VSS[323] V49VSS[324] V5VSS[325] V7VSS[326] V8VSS[327] W2VSS[328] W52VSS[329] Y11VSS[330] Y12VSS[331] Y15VSS[332] Y19VSS[333] Y23VSS[334] Y28VSS[335] Y30VSS[336] Y31VSS[337] Y32VSS[338] Y38VSS[339] Y43VSS[340] Y46
VSS[342] Y5VSS[343] Y6VSS[344] Y8
VSS[341] P49
VSS[345] P24
VSS[287] AD15
VSS[252]AF39VSS[253]H16VSS[254]H20VSS[255]H30VSS[256]H34VSS[257]H38VSS[258]H42
VSS[346] T43VSS[347] AD51VSS[348] AT8VSS[349] AD47VSS[350] Y47VSS[351] AT12VSS[352] AM6VSS[353] AT13VSS[354] AM5VSS[355] AK45VSS[356] AK39VSS[366] AV14
VSS[262] K11VSS[263] K43
VSS[259] H49VSS[260] H5VSS[261] J24
U3035H
IbexPeak-M_R1P0
U3035H
IbexPeak-M_R1P0
VSS[1]AA19VSS[2]AA20VSS[3]AA22
VSS[5]AA24VSS[6]AA26VSS[7]AA28VSS[8]AA30VSS[9]AA31VSS[10]AA32VSS[11]AB11VSS[12]AB15VSS[13]AB23VSS[14]AB30VSS[15]AB31VSS[16]AB32VSS[17]AB39VSS[18]AB43VSS[19]AB47VSS[20]AB5VSS[21]AB8VSS[22]AC2VSS[23]AC52VSS[24]AD11VSS[25]AD12VSS[26]AD16VSS[27]AD23VSS[28]AD30VSS[29]AD31VSS[30]AD32VSS[31]AD34
VSS[33]AD42VSS[34]AD46VSS[35]AD49VSS[36]AD7VSS[37]AE2VSS[38]AE4VSS[39]AF12
VSS[43]AF35VSS[44]AP13
VSS[46]AF45VSS[47]AF46VSS[48]AF49VSS[49]AF5VSS[50]AF8VSS[51]AG2VSS[52]AG52VSS[53]AH11VSS[54]AH15VSS[55]AH16VSS[56]AH24VSS[57]AH32
VSS[59]AH43VSS[60]AH47VSS[61]AH7VSS[62]AJ19VSS[63]AJ2VSS[64]AJ20VSS[65]AJ22VSS[66]AJ23VSS[67]AJ26VSS[68]AJ28VSS[69]AJ32VSS[70]AJ34VSS[71]AT5VSS[72]AJ4VSS[73]AK12
VSS[76]AK26VSS[77]AK22VSS[78]AK23VSS[79]AK28
VSS[80] AK30VSS[81] AK31VSS[82] AK32VSS[83] AK34VSS[84] AK35VSS[85] AK38VSS[86] AK43VSS[87] AK46VSS[88] AK49VSS[89] AK5VSS[90] AK8VSS[91] AL2VSS[92] AL52VSS[93] AM11
VSS[96] AM20VSS[97] AM22VSS[98] AM24VSS[99] AM26
VSS[100] AM28
VSS[102] AM30VSS[103] AM31VSS[104] AM32VSS[105] AM34VSS[106] AM35VSS[107] AM38VSS[108] AM39VSS[109] AM42VSS[110] AU20VSS[111] AM46VSS[112] AV22VSS[113] AM49VSS[114] AM7
VSS[116] BB10VSS[117] AN32VSS[118] AN50VSS[119] AN52VSS[120] AP12VSS[121] AP42VSS[122] AP46VSS[123] AP49VSS[124] AP5VSS[125] AP8VSS[126] AR2VSS[127] AR52VSS[128] AT11
VSS[131] AT32VSS[132] AT36VSS[133] AT41VSS[134] AT47VSS[135] AT7VSS[136] AV12VSS[137] AV16VSS[138] AV20VSS[139] AV24VSS[140] AV30VSS[141] AV34VSS[142] AV38VSS[143] AV42VSS[144] AV46VSS[145] AV49VSS[146] AV5VSS[147] AV8VSS[148] AW14VSS[149] AW18VSS[150] AW2VSS[151] BF9VSS[152] AW32VSS[153] AW36VSS[154] AW40VSS[155] AW52VSS[156] AY11VSS[157] AY43VSS[158] AY47
VSS[40]Y13
VSS[42]AU4
VSS[45]AN34
VSS[115] AA50
VSS[0]AB16
VSS[58]AV18
VSS[32]AU22
VSS[4]AM19
VSS[74]AM41VSS[75]AN19
VSS[41]AH49
VSS[129] BA12VSS[130] AH48
VSS[101] BA42
VSS[95] AD24VSS[94] BB44
-
55
4
4
3
3
2
2
1
1
D D
C C
B B
A A
M_A_A0
M_A_A15M_A_A14M_A_A13M_A_A12M_A_A11M_A_A10M_A_A9M